Miscellaneous active electrical nonlinear devices – circuits – and – Gating – Utilizing three or more electrode solid-state device
Reexamination Certificate
2000-07-25
2002-06-11
Tran, Toan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Gating
Utilizing three or more electrode solid-state device
C327S053000, C327S563000
Reexamination Certificate
active
06404266
ABSTRACT:
BACKGROUND INFORMATION
A differential input stage in some circuit applications can be susceptible to latch-up when power is disabled to the overall circuit but input signals are applied to the differential input stage. For example, the differential input stage may be part of an operational amplifier in a battery-operated device that is turned off and being recharged. In this example, the differential input stage includes an emitter-coupled pair coupled to a current mirror formed from bipolar transistors of conductivity opposite that of the emitter-coupled pair. In particular, each collector of the emitter-coupled pair is connected to an emitter of a corresponding bipolar transistor of the current mirror. The bases of the emitter-coupled pair are connected to receive the differential input signal.
Thus, for example, if the emitter-coupled pair is implemented with NPN transistors, the collectors of the emitter-coupled pair are connected to emitters of corresponding PNP transistors of the current mirror. This configuration is typically used to achieve full VCC-rail sensing of the differential input signal. The path from the base to the collector of one of the NPN transistors of the emitter coupled pair, and on to the emitter and base of the corresponding PNP transistor form a PNPN structure (i.e., similar to a silicon controlled rectifier or SCR) susceptible to latch-up. This PNPN structure can become forward biased in certain conditions. For example, if the power is off but a voltage is present across the bases of the emitter-coupled pair (which can arise when a battery-operated device is turned off or is turn-off and being recharged), the PNPN structure becomes forward biased. As is well known, once a SCR is turned on (i.e., one of the PN junctions becomes forward biased) and conducting at least a threshold current, the SCR is latched into a conductive state and, in general, can only be turned off by reducing the current through the SCR using an external circuitry. Thus, if the current through the PNPN structure is large enough, the PNPN structure is turned on, thereby causing latch-up.
In some implementations, the current mirror includes load resistors formed in a P-type well in an N-type tub. Each load resistor is connected between a PNP current mirror transistor and the VCC bus. Thus, another PNPN structure can be formed from the base to the collector of one of the NPN transistors of the emitter-coupled pair, to the P-type well of the load transistor and on to the N-type tub. Accordingly, there is a need for a differential input stage that provides full-rail sensing and reduces both latch-up susceptibility and power dissipation.
SUMMARY
In accordance with aspects of the present invention, a differential input stage with full-rail sensing and reduced latch-up susceptibility is provided. In one aspect of the present invention, the differential input stage includes an emitter-coupled pair, a current mirror, and several series resistors. For a NPN emitter-coupled pair, a series resistor is connected between the input node and the base of each transistor of the emitter-coupled pair, and a series resistor is connected between each load resistor and its corresponding current mirror transistor. The series resistors reduce current flowing into the P interface (i.e., the bases of the emitter-coupled pair and into the emitters of the current mirror transistors) when power to the overall circuit is disabled but an input signal is present at the input terminals of the differential input stage. This reduced current in turn reduces latch-up susceptibility and, in addition, reduces power dissipation through the parasitic PNPN structures when the power to the overall circuit is disabled.
In accordance with another aspect of the present invention, each series resistor is implemented in a P-type well formed in a N-type tub. A reverse-biased diode is connected between the VCC bus and the N-type tub proximate to the P-type wells to keep the PN junction of the P-type wells reversed biased, thereby disabling the parasitic PNPN structures.
REFERENCES:
patent: 4649352 (1987-03-01), Blauschild
patent: 5153529 (1992-10-01), Koda et al.
patent: 5418491 (1995-05-01), Bowers
patent: 5420542 (1995-05-01), Harvey
patent: 5422600 (1995-06-01), Petty et al.
patent: 5475339 (1995-12-01), Maida
patent: 5729177 (1998-03-01), Goutti
patent: 5734296 (1998-03-01), Dotson et al.
patent: 5734297 (1998-03-01), Huijsing et al.
patent: 6031423 (2000-02-01), Basu
patent: 6137363 (2000-10-01), Miki et al.
patent: 6218900 (2001-04-01), Nolan
patent: 6229394 (2001-05-01), Harvey
Hertzberg Brett A.
Merchant & Gould P.C.
National Semiconductor Corporation
Nguyen Hai L.
Tran Toan
LandOfFree
Differential input stage with bias current reduction for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential input stage with bias current reduction for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential input stage with bias current reduction for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2953945