Differential input circuit

Details Differential input circuit Differential input circuit

2006-01-03

2006-01-03

Choe, Henry (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including differential amplifier

C330S261000

Reexamination Certificate

active

06982597

ABSTRACT:
A differential input circuit comprising only low withstand voltage transistors, which reliability is not affected even if a high power supply voltage is used. The first and second clamp circuits input the differential input signals IN+ and IN− which vibrate between the ground potential and the power supply potential VDD, and output the signals INH+ and INH− of which the lower limit potential is the bias potential BIAS2, and the signals INL+ and INL− of which the upper limit potential is the bias potential BIAS3. Using these signals, the folded cascode amplification circuit generates the differential output signals OUT+ and OUT− which vibrate between the ground potential and the power supply potential VCC (VCC<VDD). The bias circuit generates the bias potential of the transistor inside the folded cascode amplification circuit. The gate potential of the transistor in the folded cascode amplification circuit is set such that the voltages between the gate and the source and between the gate and the drain are smaller than VCC.

REFERENCES:
patent: 4797631 (1989-01-01), Hsu et al.
patent: 6639431 (2003-10-01), Potter
patent: 6657485 (2003-12-01), Kimura
patent: 6798292 (2004-09-01), Viswanathan

Affiliated with

Also associated with

Rating

Differential input circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential input circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential input circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3573042