Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2005-05-24
2005-05-24
Phung, Anh (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185200
Reexamination Certificate
active
06898123
ABSTRACT:
A method and circuit for setting a reference voltage in a dual floating gate circuit is disclosed. During a set mode, a first and second floating gate are programmed to different charge levels that are a function of an input set voltage capacitively coupled to the first floating gate during the set mode. During a read mode, this difference in charge level is used by the dual floating gate circuit to generate a reference voltage that is a function of the input set voltage, and is preferably equal to the input set voltage.
REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 4980859 (1990-12-01), Guterman et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5095284 (1992-03-01), Mead
patent: 5166562 (1992-11-01), Allen et al.
patent: 5748534 (1998-05-01), Dunlap et al.
patent: 5875126 (1999-02-01), Minch et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 6111791 (2000-08-01), Ghilardelli
patent: 6297689 (2001-10-01), Merrill
patent: 6320790 (2001-11-01), Micheloni
patent: 6434051 (2002-08-01), Endo
Fowler, et al., “Electron Emission in Intense Electric Fields”,Royal Soc. Proc., A, vol. 119 (1928).
Lenzlinger, et al., “Fowler-Nordheim Tunneling into Thermally Grown Si02”, Applied Physics, Vo. 40, No. 1 (Jan. 1969).
Carley, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6 (Dec. 1989).
Hasler, et al. “Adaptive Circuits Using pFET Floating-Gate Devices”, pp. 1-15 (undated).
Figueroa, et al., “A Floating-Gate Trimmable High Resolution DAC in Standard 0.25μm CMOS”, Nonvolatile Semiconductor Memory Workshop, pp. 46-47 (Aug. 2001).
Coudert Brothers LLP
Intersil America's Inc.
Phung Anh
LandOfFree
Differential dual floating gate circuit and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential dual floating gate circuit and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential dual floating gate circuit and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3399468