Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Patent
1994-09-06
1996-07-16
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
327116, 327118, 327175, 377 47, G06F 108
Patent
active
055370683
ABSTRACT:
An on-chip clock waveform generator for generating from an externally supplied clock (EFI) an on-chip (internal) clock with a 50% duty cycle having a clock rate of 1/2, 1, or 2 times that of EFI, is based on a tapped delay line with a tap-to-tap differential delay of approximately 1% of the external clock (EFI) period. The waveform generator detects the tap at which a full period of delay occurs between delay line input and the tap. By knowing the tap for a first full period delay the generator determines the taps at which the 1/4, 1/2, and 3/4 period waveform states can be observed. The pulses corresponding to fractional periods, are used to generate standard pulse width streams that correspond to 1/4 period intervals. A programmed multiplexer/selector selects the proper sequence from these pulse streams to drive an RS flip-flop in order to produce the output 50% duty-cycle clock running at 1/2, 1, or 2 times the external (EFI) clock. Other optional operating modes generate 25% duty cycle waveforms at 1/2 the rate of EFI. Because the generator is a feed-forward network, settling times are shorter than prior art methods using feedback loops (e.g., phase-locked loops).
REFERENCES:
patent: 4675612 (1987-06-01), Adams et al.
patent: 4700347 (1987-10-01), Rettberg et al.
patent: 4870665 (1989-09-01), Vaughn
patent: 4999526 (1991-03-01), Dudley
patent: 5022056 (1991-06-01), Henderson et al.
patent: 5022057 (1991-06-01), Nishi et al.
patent: 5146478 (1992-09-01), Dragotin
patent: 5191234 (1993-03-01), Murakami et al.
patent: 5260608 (1993-11-01), Marbot
patent: 5363406 (1994-11-01), Han
patent: 5374860 (1994-12-01), Llewellyn
Callahan Timothy P.
Intel Corporation
Lam T.
LandOfFree
Differential delay line clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential delay line clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential delay line clock generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1787337