Differential comparator systems with enhanced dynamic range

Details Differential comparator systems with enhanced dynamic range Differential comparator systems with enhanced dynamic range

2003-09-17

2004-12-21

Young, Brian (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

With particular solid state devices

C341S155000

Reexamination Certificate

active

06833800

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to comparator systems.
2. Description of the Related Art
On-going developments in photolithographic and electron-beam lithographic processes have realized successively smaller dimensions for integrated-circuit interconnect structures. Although these reduced structures have facilitated an impressive increase in the package density of integrated-circuit components (e.g., logic gates), they have also limited the supply voltage (generally indicated by V
dd
for metal-oxide-semiconductor (MOS) transistors and by V
cc
for bipolar junction transistors) that can be applied to bias these components. The limited supply voltages (e.g., 3.3 volts) are primarily for protection of MOS gate structures but the same limitations are imposed on the design of all components in combined-technology integrated circuits, e.g., those that combine MOS and bipolar junction devices.
In every electronic circuit, the available supply voltage must be divided between component headroom (minimum voltage needed for device operation) and dynamic range (difference between least and greatest processed signals). The more headroom a given circuit design requires, the less dynamic range it can provide. In particular, conventional differential comparator structures (e.g., as in flash analog-to-digital converters) have typically required substantial headroom and, accordingly, their dynamic range has suffered as the available supply voltage has declined.
BRIEF SUMMARY OF THE INVENTION
The present invention is directed to differential comparator systems that substantially enhance comparator dynamic range.
The novel features of the invention are set forth with particularity in the appended claims. The invention will be best understood from the following description when read in conjunction with the accompanying drawings.


REFERENCES:
patent: 5231399 (1993-07-01), Gorman et al.
patent: 5539406 (1996-07-01), Kouno et al.
patent: 5589831 (1996-12-01), Knee
patent: 5706008 (1998-01-01), Huntley et al.
patent: 5990814 (1999-11-01), Croman et al.
patent: 6014097 (2000-01-01), Brandt
patent: 6407692 (2002-06-01), Bult et al.
patent: 6452519 (2002-09-01), Swanson
patent: 6650267 (2003-11-01), Bult et al.
Petschacher, Reinhard, et al, “A 10b, 75MSPS Subranging A/D Converter with Integrated Sample and Hold”, IEEE Journal of Solid-State Physics, vol. 25, No. 6, Dec., 1990.
Waltari, Mikko, et al, “reference Voltage Drive for Low Voltage CMOS A/D Converters”, IEEE International Conference on Electronics, Circuits and Systems, vol. 1, No. 6, 2001.

Affiliated with

Also associated with

Rating

Differential comparator systems with enhanced dynamic range does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential comparator systems with enhanced dynamic range, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential comparator systems with enhanced dynamic range will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3315959