Differential clock tree in an integrated circuit

Details Differential clock tree in an integrated circuit Differential clock tree in an integrated circuit

2006-10-31

2006-10-31

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S295000, C327S297000

Reexamination Certificate

active

07129765

ABSTRACT:
A clock distribution network having: a main trunk configured to provide a differential clock signal; a plurality of branches coupled to the main trunk for distributing the differential clock signal to a plurality of circuit elements on the integrated circuit; and a plurality of switches coupling the main trunk to the plurality of branches.

REFERENCES:
patent: 5124571 (1992-06-01), Gillingham et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5391942 (1995-02-01), El-Ayat et al.
patent: 5394443 (1995-02-01), Byers et al.
patent: 5397943 (1995-03-01), West et al.
patent: 5467040 (1995-11-01), Nelson et al.
patent: 5565816 (1996-10-01), Coteus
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5850157 (1998-12-01), Zhu et al.
patent: 5907248 (1999-05-01), Bauer et al.
patent: 5917340 (1999-06-01), Manohar et al.
patent: 5999039 (1999-12-01), Holst et al.
patent: 6066972 (2000-05-01), Strom
patent: 6232806 (2001-05-01), Woeste et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6310495 (2001-10-01), Zhang
patent: 6380788 (2002-04-01), Fan et al.
patent: 6421801 (2002-07-01), Maddux et al.
patent: 6433606 (2002-08-01), Arai
patent: 6489820 (2002-12-01), Humphrey et al.
patent: 6510549 (2003-01-01), Okamura
patent: 6633191 (2003-10-01), Hu
patent: 6650141 (2003-11-01), Agrawal et al.
patent: 6651237 (2003-11-01), Cooke et al.
patent: 6657474 (2003-12-01), Varadarajan
patent: 6873183 (2005-03-01), Kaviani et al.
patent: 6911842 (2005-06-01), Ghia et al.
patent: 6963236 (2005-11-01), Berkram et al.
patent: 6968024 (2005-11-01), Perino
patent: 6975145 (2005-12-01), Vadi et al.
patent: 6983394 (2006-01-01), Morrison et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2002/0040446 (2002-04-01), Doblar et al.
patent: 2003/0062949 (2003-04-01), Suzuki
patent: 2005/0007147 (2005-01-01), Young
patent: 1 363 210 (2003-11-01), None
patent: 2001 056721 (2001-02-01), None
U.S. Appl. No. 10/618,404, filed Jul. 11, 2003, Young.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/769,205, filed Jan. 29, 2004, Logue et al.
U.S. Appl. No. 10/792,055, filed Mar. 2, 2004, Wei.
U.S. Appl. No. 10/837,009, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,329, filed Apr. 30, 2004, Vadi et al.
U.S. Appl. No. 10/837,388, filed Apr. 30, 2004, Ghia et al.
Philips; “High-performance PECL Clock Distribution Family”; PCK111/PCK210/PCKEL14/PCKEP14; Oct. 2002; pp. 2.
Jim Lipman; “Growing Your Own IC Clock Tree”; EDN Access for Design, By Design; Mar. 14, 1997; downloaded from http://www.e-insite.net/ednmag/archives/1997/031497/06CS.htm; pp. 1-10.
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; Published Dec. 6, 2000; available from Xilinx, Inc.; 2100 Logic Drive, San Jose, California 95124; pp. 141-160.

Affiliated with

Also associated with

Rating

Differential clock tree in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential clock tree in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential clock tree in an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3652684