Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2010-07-08
2011-10-11
Nguyen, Khanh (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S253000
Reexamination Certificate
active
08035448
ABSTRACT:
A fully differential amplifier includes an input stage and an output stage. The input stage has two differential pairs of n-type input transistors, and two differential pairs of p-type input transistors. The output stage has a first p-type output transistor and a second n-type output transistor, the first p-type output transistor having its source coupled to a first reference voltage node and having its drain coupled to a first output node for a first component of a differential output signal, and the second n-type output transistor having its drain coupled to the first output node and having its source coupled to a second reference voltage node. A p-type input transistor and an n-type input transistor influence operation of the first p-type output transistor such that current conducted by the p-type input transistor and current conducted by the n-type input transistor contribute to the output current conducted by the first p-type output transistor. Similarly, the output current conducted by the second n-type output transistor is influenced by one p-type input transistor and one n-type input transistor.
REFERENCES:
patent: 6316998 (2001-11-01), Oikawa
patent: 6628168 (2003-09-01), Martin et al.
patent: 6822513 (2004-11-01), Li et al.
patent: 6828855 (2004-12-01), Wang
patent: 7193464 (2007-03-01), Wang et al.
patent: 7236055 (2007-06-01), Halbert et al.
patent: 7248115 (2007-07-01), Nishimura
patent: 7265615 (2007-09-01), Alexander et al.
patent: 7268624 (2007-09-01), Chen et al.
patent: 2008/0143439 (2008-06-01), Tanimoto et al.
Sakurai, S., et al., Robust Design of Rail to Rail CMOS Operational Amplifier for a Low Power Supply Voltage, IEEE Journal of Solid-State Circuits, vol. 31, No. 2, Feb. 1996.
Setty, S, et al., CMOS +1V to −1V, Rail to Rail Operational Amplifier, IEEE. Savoy Place London WCPR OBL. UK, 1994.
Hwang, C., et al., A New Implementation of Constant-gm Op Amp Input Stage for CMOS Low Voltage Applications, IEEE, 0-7803,2972-4, 1996.
Bardyn, J. et al., Fully Differential Operational Amplifier Using CMOS Compatible Lateral Bipolar Transistors with Improved Common-Mode Regulation, Electronic Letters, vol. 26, No. 12, Jun. 7, 1990.
Lin, C.,et al., A Low-Voltage Low-Power CMOS OpAmp with Rail-to-Rail Input /Output, IEEE Fellow Department of Electrical Engineering , The Ohio State University, Columbus, OH 43210, USA, 1997.
Akikdo balced Schematic (8MB); Retreived from internet on Mar. 9, 2010 URL: http://www.tubecad.com/2008/03/01/aikido%20balanced%20schematic.png.
Flores-Verdad Guillermo Espinosa
Guzman Arturo S. Scotto
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz PC
Nguyen Khanh
LandOfFree
Differential amplifier that compensates for process variations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential amplifier that compensates for process variations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential amplifier that compensates for process variations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266717