Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2002-01-08
2003-08-12
Mottola, Steven J. (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S253000
Reexamination Certificate
active
06605995
ABSTRACT:
CROSS REFERENCE TO RELATED APPLICATION
This application claims benefit of priority under 35 USC 119 to Japanese Patent Application No. 2001-5346, filed on Jan. 12, 2001, the entire contents of which are incorporated by reference herein.
BACKGROUND OF THE INVENTION
The present invention relates to a differential amplifier circuit.
A differential amplifier circuit is used to amplify a voltage difference between two signals. The average of the voltages of two signals is called an in-phase input voltage, and the range of in-phase input voltages within which the differential amplifier circuit can normally operate is called an in-phase input voltage range. The differential amplifier circuit is more convenient with higher performance in a wider in-phase input voltage range.
FIG. 4
shows an example of a differential amplifier circuit concerning the present invention. The source and back gate of a P-channel MOS transistor MP
3
are connected as a current source to a first power supply terminal VDD, and its gate receives a reference voltage Vref
1
.
The drain of the transistor MP
3
is connected to the sources of P-channel MOS transistors MP
1
and MP
2
; and its back gate, to the first power supply terminal VDD. The gate of the transistor MP
1
is connected to an input terminal IN(−); and that of the transistor MP
2
, to an input terminal IN(+).
The drain and gate of an N-channel MOS transistor MN
1
are connected to the drain of the transistor MP
1
; and its source and back gate, to a second power supply terminal VSS. The drain of an N-channel MOS transistor MN
2
is connected to that of the transistor MP
2
; its gate, to the gate and drain of the transistor MN
1
; and its source and back gate, to the second power supply terminal VSS.
Voltages, currents, and the like when the transistors MP
1
to MP
3
, MN
1
, and MN
2
are generically called a transistor MXK will be called as follows:
VGSXK: gate-source voltage of MXK
VDSXK: drain-source voltage of MXK
IDXK: drain current of MXK
&mgr;SXK: mobility of MXK
WXK: gate width of MXK
LXK: gate length of MXK
VthXK: threshold voltage of MXK
An in-phase input voltage CMVIN in this differential amplifier circuit is calculated from a “second power supply terminal VSS→transistor MN
1
→transistor MP
1
→input terminal IN(−)” path:
CMVIN=VSS+VGSN
1
+|
VDSP
1
|−
VGSP
1
| (1)
As the input voltage is decreased, |VDSP
1
| decreases. The case wherein the operating point of the transistor MP
1
coincides with the boundary between a saturation range and a non-saturation range can be regarded as a lower limit value CMVIN(L)
1
of the in-phase input voltage range.
Assuming that the drain-source voltage VDS of the transistor MP
1
at this time be an ON voltage VDS(ON)P
1
, we have
|
VDS
(
ON
)
P
1
|=|
VGS|−|Vth|
(2)
as shown in FIG.
5
.
Substituting equation (2) into equation (1) yields
CMVIN
(
L
)
1
=
VSS+VGSN
1
+|
VDS
(
ON
)
P
1
|−|
VGSP
1
| (3)
CMVIN
(
L
)
1
=
VSS+VGSN
1
−|
VthP
1
| (4)
On the other hand, a MOS transistor which operates in the saturation range satisfies
VGS
=(2
ID/&mgr;S*C
0
X*
(
W/L
))
1/2
+Vth
(5)
where ID: drain current, &mgr;S: mobility, C
0
X: gate capacitance, W: gate width, and L: gate length.
The transistor MN
1
always operates in the saturation range because the gate and drain voltages are the same. Substituting equation (5) into equation (4) yields the lower limit value CMVIN(L)
1
of the final in-phase input voltage range:
CMVIN
(
L
)
1
=
VSS
+(2
IDN
1
/&mgr;
SN
1
*
C
0
X
*(
WN
1
/
LN
1
))
1/2
+VthN
1
−|
VthP
1
| (6)
The lower limit value CMVIN is calculated from a “first power supply terminal VDD→transistor MP
3
→transistor MP
1
→input terminal IN(−)” path:
CMVIN=VDD−|VDSP
3
|−|
VGSP
1
| (7)
As the input voltage is raised, the voltage |VDSP
3
| decreases. The case wherein the operating point of the transistor MP
3
coincides with the boundary between the saturation range and the non-saturation range can be regarded as an upper limit value CMVIN(H)
1
of the in-phase input voltage range. This value is given by
CMVIN
(
H
)
1
=
VDD−|VDS
(
ON
)
P
3
|−|
VGSP
1
| (8)
From equations (2) and (8), the upper limit value CMVIN(H)
1
is
CMVIN
(
H
)
1
=
VDD−|VGSP
3
|+|
VthP
3
|−|
VGSP
1
| (9)
The operating point of the transistor MP
1
is in the saturation range. Equation (5) for the saturation range also holds for MP
3
whose operating point is at the boundary. Thus, from equations (5) and (9), the upper limit value CMVIN(H)
1
is:
CMVIN
(
H
)
1
=
VDD
+(2
|IDP
3
|/(&mgr;
SP
3
*
C
0
X*WP
3
)/
LP
3
))
1/2
−(2
|IDP
1
|/(&mgr;
SP
1
*
C
0
X*WP
1
)/
LP
1
)
1/2
−|VthP
1
| (10)
The in-phase input voltage range CMVIN
1
is given by
CMVIN
1
=
CMVIN
(
H
)
1
−
CMVIN
(
L
)
1
(11)
Assuming that the threshold voltages of the P- and N-channel MOS transistors are equal and VthN
1
=VthP
1
, the in-phase input voltage range is from CMVIN(H)
1
to CMVIN(L)
1
, as shown in FIG.
6
. Near the second power supply voltage VSS or the first power supply voltage VDD out of this range, some transistor operates in the non-saturation range and does not normally operate as a differential amplifier circuit.
The differential amplifier circuit suffers a problem that it cannot normally operate upon reception of a voltage exceeding the in-phase input voltage range given by equation (11).
SUMMARY OF THE INVENTION
A differential amplifier circuit according to an aspect of the present invention comprises a differential amplifier unit which has first and second input terminals and differentially amplifies first and second input signals respectively input to the first and second input terminals, a first voltage shift unit which is connected to a first external input terminal and the first input terminal, decreases the first external input signal by a first voltage when a first external input signal input from the first external input terminal is at high level or decreases the first external input signal by a second voltage smaller than the first voltage when the first external input signal is at low level, and supplies the resultant first external input signal as the first input signal to the first input terminal, and a second voltage shift unit which is connected to a second external input terminal and the second input terminal, decreases the second external input signal by the first voltage when a second external input signal input from the second external input terminal is at high level or decreases the second external input signal by the second voltage when the second external input signal is at low level, and supplies the resultant second external input signal as the second input signal to the second input terminal.
A differential amplifier circuit according to another aspect of the present invention comprises a differential amplifier unit which has first and second input terminals and differentially amplifies first and second input signals respectively input to the first and second input terminals, a first voltage shift unit which is connected to a first external input terminal and the first input terminal, reduces a range of high to low levels of a first external input signal input from the first external input terminal, and supplies the resultant first external input signal as the first input signal to the first input terminal, and a second voltage shift unit which is connected to a second external input terminal and the second input terminal, reduces a range of high to low levels of a second
Mottola Steven J.
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
LandOfFree
Differential amplifier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential amplifier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential amplifier circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3117329