Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1998-04-14
1999-09-28
Brown, Peter Toby
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257759, 257760, 257642, H01L 2928, H01L 21321
Patent
active
059593610
ABSTRACT:
A dielectric pattern. On a substrate having a metal wiring layer formed thereon, a first dielectric layer and a first masking layer are formed. A cap insulation layer is formed on the masking layer. The first dielectric layer, the first masking layer and the cap insulation layer are penetrated through by a first opening. A second dielectric layer and a second masking layer are formed on the cap insulation layer. The second dielectric layer and the second masking layer are penetrated through by a second opening. The first and the second openings are contiguous without intermittence.
REFERENCES:
patent: 5479054 (1995-12-01), Tottori
patent: 5585673 (1996-12-01), Joshi et al.
patent: 5616959 (1997-04-01), Jeng
patent: 5625231 (1997-04-01), Huang et al.
patent: 5763954 (1998-06-01), Hyakutake
Huang Yimin
Yew Tri-Rung
Brown Peter Toby
Duong Hung Van
United Microelectronics Corp.
LandOfFree
Dielectric pattern does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dielectric pattern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric pattern will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-706722