Dielectric member for absorbing thermal expansion and...

Electrical connectors – Preformed panel circuit arrangement – e.g. – pcb – icm – dip,... – Distinct contact secured to panel circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S738000

Reexamination Certificate

active

06394819

ABSTRACT:

FIELD OF THE INVENTION
The invention is directed towards a dielectric member for interposition between a first electrical component, such as an electrical socket, and a second electrical component, such has a printed circuit board, which has a preselected coefficient of thermal expansion (CTE) that relieves existing CTE mismatches between first and second electrical components.
BACKGROUND OF THE INVENTION
Interfaces between separate electrical components which are subjected to thermal cycling typically experience stresses caused by the different rates of expansion and contraction of each electrical component. For example, a first electrical component may have a low CTE while the second electrical component has a relatively higher CTE, indicating a greater degree of thermal expansion and contraction. In particular, electrical connectors mounted to printed circuit boards virtually always have higher CTE values than the printed circuit boards on which they are mounted. This CTE mismatch results in a relative motion between the first and second electrical components at their interface.
One arrangement which is particularly subjected to CTE mismatch is a microprocessor housed in a socket and mounted on a printed circuit board. In this arrangement, the components are subjected to extreme thermal cycling. The microprocessor generates heat during operation that is transferred to the electrical socket which houses the microprocessor. Because of the difference in base materials between the microprocessor and the electrical socket (the processor is typically made from a ceramic or resin material while the electrical socket is molded from an insulative plastic) a CTE mismatch is encountered at the processor/socket interface. The CTE mismatch at this interface is typically not problematic because there are no rigid points of electrical connection (e.g., solder joints) between the processor and the socket. Therefore, the difference in thermal expansion and contraction between the socket and the processor may be absorbed by the relatively tolerant electrical connections between the socket and the processor.
However, the electrical socket is typically soldered to a printed circuit board in a through-hole or surface mount configuration which requires rigid and relatively inflexible solder joints. And, as with the processor and the socket, the printed circuit board is subjected to fairly extreme thermal cycling which is also transferred to the electrical socket. Typical CTE values for printed circuit board materials fall between the range of 12 and 18 ppm/° C., which indicates relatively little expansion and contraction when subjected to thermal cycling. On the other hand, a molded electrical socket manufactured from an insulative plastic material may have CTE values ranging from approximately 15 to 70 ppm/° C. These CTE values indicate that the processor socket will expand and contract at a greater rate than the printed circuit board when subjected to thermal cycling. As a result, rigid electrical connections such as solder joints between the processor socket and the printed circuit board are subjected to induced stresses which frequently cause solder joints to fracture thereby causing electrical failure at the joint.
Efforts have been taken by electronics manufacturers to enhance or reinforce solder joints at the socket/pcb interface to prevent fracture and resulting electrical failure. However, these efforts too can produce unreliable results. For instance, it is difficult to ensure uniform solder joints when a large array of electrical contacts is used. This problem is frequently manifested in the occurrence of solder-wicking. Solder-wicking occurs when, by capillary action, solder flows along the electrical contact and away from the desired point of electrical interconnection. This results in a weaker, less reliable solder joint.
Accordingly it would be desirable to provide a way of accommodating or minimizing the effect of CTE mismatches between separate electrical components such as a processor socket and a printed circuit board. It would also be desirable to improve the reliability of solder joints between electrical components by improving their uniformity and inhibiting occurrences of solder-wicking.
SUMMARY OF THE INVENTION
In accordance with the objects of the present invention, a socket for receiving a semi-conductor package is provided having a housing with a plurality of electrical contacts. A dielectric is provided having a plurality of first conductive sites exposed on a top surface of the dielectric and a plurality of second conductive sites exposed on a bottom surface of the dielectric. The first and second conductive sites are electrically interconnected. The plurality of electrical contacts are electrically connected to the first conductive sites while the second conductive sites are connected to an electrical component.
A dielectric member for interposition between a first electrical component and a second electrical component is provided. A plurality of electrically conductive members are held within the dielectric member having an exposed top surface and an exposed bottom surface for electrical connection with the first electrical component and the second electrical component, respectively.


REFERENCES:
patent: 4847136 (1989-07-01), Lo
patent: 4861272 (1989-08-01), Clark
patent: 5115964 (1992-05-01), Ameen et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5154341 (1992-10-01), Melton et al.
patent: 5233504 (1993-08-01), Melton et al.
patent: 5258648 (1993-11-01), Lin
patent: 5418471 (1995-05-01), Kardos
patent: 5435732 (1995-07-01), Angulas et al.
patent: 5586010 (1996-12-01), Murtuza et al.
patent: 5591941 (1997-01-01), Acocella et al.
patent: 5593322 (1997-01-01), Swamy et al.
patent: 5663530 (1997-09-01), Schueller et al.
patent: 5691041 (1997-11-01), Frankeny et al.
patent: 5736789 (1998-04-01), Moscicki
patent: 5738269 (1998-04-01), Masterton
patent: 5744758 (1998-04-01), Takenouchi et al.
patent: 5751556 (1998-05-01), Butler et al.
patent: 5760465 (1998-06-01), Alcoe et al.
patent: 5772451 (1998-06-01), Dozier, II et al.
patent: 5784262 (1998-07-01), Sherman
patent: 5798563 (1998-08-01), Feilchenfeld et al.
patent: 5801441 (1998-09-01), DiStefano et al.
patent: 5801446 (1998-09-01), DiStefano et al.
patent: 5804771 (1998-09-01), McMahon et al.
patent: 5805422 (1998-09-01), Otake et al.
patent: 5810607 (1998-09-01), Shih et al.
patent: 5811317 (1998-09-01), Maheshwari et al.
patent: 5829988 (1998-11-01), McMillan et al.
patent: 5895281 (1999-04-01), Rothenberger
patent: 6257904 (2001-07-01), Lin
patent: 395601 (2000-06-01), None
patent: WO 92/17921 (1992-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dielectric member for absorbing thermal expansion and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dielectric member for absorbing thermal expansion and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric member for absorbing thermal expansion and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2903645

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.