Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of...
Reexamination Certificate
2008-06-26
2010-10-19
Nhu, David (Department: 2895)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
C438S700000, C438S733000, C257SE21170, C257SE21042, C257SE21085, C257SE21092, C257SE21126, C257SE21127, C257SE21182, C257SE21227, C257SE21247, C257SE21248, C257SE21320, C257SE21585
Reexamination Certificate
active
07816221
ABSTRACT:
High frequency performance of (e.g., silicon) bipolar devices (40, 100, 100″) is improved by reducing the capacitive coupling (Cbc) between the extrinsic base contact (46) and the collector (44, 44′, 44″). A dielectric ledge (453, 453′) is created during fabrication to separate the extrinsic base contract (46) from the collector (44, 44′, 44″) periphery (441). The dielectric ledge (453, 453′) underlies the transition region (461) where the extrinsic base contact (46) is coupled to the intrinsic base. (472) During device fabrication, a multi layer dielectric stack (45) is formed adjacent the intrinsic base (472) that allows the simultaneous creation of an undercut region (457, 457′) in which the intrinsic base (472) to extrinsic base contact (46) transition region (461) can be formed. The transition region (461) formed in the cavity (457, 457′) overlies the dielectric ledge (453, 453′) which separates it from the collector (44, 44′, 44″) periphery (441), thereby reducing the base-collector junction capacitance (Cbc). fMAXof the device is significantly increased.
REFERENCES:
patent: 5118634 (1992-06-01), Neudeck et al.
patent: 5134454 (1992-07-01), Neudeck et al.
patent: 5182225 (1993-01-01), Matthews
patent: 5587599 (1996-12-01), Mahnkopf et al.
patent: 6239477 (2001-05-01), Johnson
patent: 7190046 (2007-03-01), Akatsu et al.
patent: 2003/0020139 (2003-01-01), Stengl et al.
Heinemann, B., et al., A low-parasitic collector construction for high-speed SiGe:C HBTs, 0-7803-8684 IEEE, Jan. 2004.
Donkers, J., et al., A novel fully self-aligned SiGe:C HBT architecture featuring a single self-step epitaxial collector-base process, 1-4244-0439 IEEE, Jul. 2007.
PCT Application No. PCT/US2009/038550; Search Report and Written Opinion mailed Sep. 29, 2009.
John Jay P.
Kirchgessner James A.
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz P.C.
Nhu David
LandOfFree
Dielectric ledge for high frequency devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dielectric ledge for high frequency devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric ledge for high frequency devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4236375