Fishing – trapping – and vermin destroying
Patent
1989-07-26
1991-09-03
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437231, 437238, 437978, H01L 21033
Patent
active
050455044
ABSTRACT:
A dielectric layer of first interconnection for electronic semiconductor devices, specifically CMOS circuits, comprises a first thickness of tetraethylorthosilicate which is overlaid by a layer of self-planarizing siloxane. That layer provides a surface structure which is permissive of the subsequent conventional masking and electric contact attaching steps.
REFERENCES:
patent: 4506435 (1985-03-01), Pliskin et al.
patent: 4571366 (1986-02-01), Thomas et al.
patent: 4619839 (1986-10-01), Lehrer
patent: 4656732 (1987-04-01), Teng et al.
patent: 4753901 (1988-06-01), Ellsworth et al.
patent: 4775550 (1988-10-01), Chu et al.
patent: 4806504 (1989-02-01), Cleeves
G. De Graaf et al., "An Investigation of Advanced First Dielectric Planarisation Techniques . . . ", V--MIC Conf. IEEE, Jun. 13-14, 1988, pp. 357-365.
S. M. Sze, VLSI Technology, McGraw-Hill Book Co., New York (1983), pp. 107-109.
Gualandris Fabio
Masini Luisa
Hearn Brian E.
Holtzman Laura M.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Dielectric layer of first interconnection for electronic semicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dielectric layer of first interconnection for electronic semicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric layer of first interconnection for electronic semicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1009208