Dielectric barrier material

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

2041291, 156644, 156646, 156653, 156657, 156667, 156643, 357 71, H01L 21306, B44C 122, C03C 1500, C03C 2506

Patent

active

047174498

ABSTRACT:
Disclosed is a method of fabricating an integrated circuit. A substrate comprising a semiconductor material and having a first surface is provided. A first layer of metalization interconnects is formed on the first surface. A first thin film layer comprising a dielectric barrier material is deposited over the first layer of metalization interconnects. A second thin film layer comprising a dielectric passivating material is deposited over the first thin film layer of dielectric barrier material. A via having a width greater than the width of a metalization interconnect is then plasma etched in the dielectric passivating material using a first etch gas. The dielectric barrier material is then plasma etched using a second etch gas to remove the dielectric barrier material in the area of the via. A second layer of metalization interconnects is then formed, a metalization interconnect in each of the first and second layers of metalization interconnects being connected in the via.

REFERENCES:
patent: 3868723 (1975-02-01), Lechaton et al.
patent: 4172004 (1979-10-01), Alcorn et al.
patent: 4203800 (1980-05-01), Kitcher et al.
patent: 4242698 (1980-12-01), Ghate et al.
patent: 4289574 (1981-09-01), Radigan et al.
patent: 4289834 (1981-09-01), Alcorn et al.
patent: 4322264 (1982-03-01), Rioult et al.
patent: 4367119 (1983-01-01), Logan et al.
patent: 4455194 (1984-06-01), Yabu et al.
patent: 4495220 (1985-01-01), Wolf et al.
patent: 4507851 (1985-04-01), Joyner et al.
patent: 4507852 (1985-04-01), Karulkar
patent: 4514251 (1985-04-01), Van Ommen et al.
patent: 4523372 (1985-06-01), Balda et al.
Logan, J. S. et al., ". . . Etch Stop for Memory Metallization; Large-Small via Etch Sequence", IBM Tech. Discl. Bulletin, vol. 23, No. 7B, Sep. 1980, 3213-3215.
Kitcher, J. R., "Integral Stud for Multilevel Metal", IBM Tech. Discl. Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1395.
Hitchner, J. E. et al., "Chromium as an RIE Etch Barrier", IBM Tech. Discl. Bulletin, vol. 22, No. 10, Mar. 1980, pp. 4516-4517.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dielectric barrier material does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dielectric barrier material, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dielectric barrier material will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-7399

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.