Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2002-06-20
2004-09-28
Lee, Eddie (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S777000, C257S723000, C257S738000, C257S780000, C257S784000
Reexamination Certificate
active
06798055
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to a method of forming a packaged semiconductor device and the resulting structure.
DESCRIPTION OF RELATED ART
In some types of semiconductor die packaging a die is secured to the surface of a die support structure. Electrical connections are made between the die and the support structure. The die, electrical connections, and at least a part of the support structure are covered with an encapsulating material to form a semiconductor package. Leads extend from the package for electrical connection to any external circuit. The package is generally secured to a printed circuit board or other mounting substrate when in use. One method of reducing the thickness of a conventional semiconductor device package is to use a thin die support structure. A thin support structure is generally about 50 microns to 75 microns thick while a conventional support structure is typically about 200 microns thick. However, a thin support structure is typically about 100% more expensive than a conventional thicker structure and thus increases the cost of packaged semiconductor devices. Another disadvantage of a thin support structure is that during fabrication the thin structure flexes and/or bows more than a thicker structure. This bowing or flexing can weaken the strength of the die's attachment to the structure as well as damage fragile electrical contacts between the die and support structure.
Yet another disadvantage of a thin support structure is its limited ability to secure and support multiple dice on a single support structure. One method of constructing multiple die assemblies on a conventional support structure is to stack dice vertically. U.S. Pat. No. 5,994,166 issued Nov. 30, 1999, to Salman Akram and Jerry M. Brooks discloses a semiconductor package with two die vertically stacked on opposing sides of a substrate. However, if multiple semiconductor dice are vertically stacked on a substrate the height of the packaged semiconductor devices increases. If on the other hand, multiple semiconductor dice are mounted horizontally side by side on a support structure, both the thickness and area of the support structure must be increased to support the multiple dice which results in larger packaged semiconductor devices. Thus, conventional techniques for securing multiple dice to a single support structure increase the dimensions of packaged semiconductor devices. It would be advantageous to have a semiconductor support structure that can secure and support multiple semiconductor dice which will results in a smaller dimensions semiconductor packages than conventional techniques while reducing the cost of the die support structure.
SUMMARY OF THE INVENTION
The invention provides a packaged semiconductor structure in which multiple semiconductor dice are secured to a common support structure. In an exemplary embodiment, a multi-layered support structure is formed. The support structure has a central cavity with an open surface at the top and a die support bottom surface. An aperture with a perimeter smaller than that of the central cavity is formed from the bottom exterior of the support structure to the central cavity. A first semiconductor die is supported and secured to the cavity bottom surface. The first die is electrically connected to the bottom surface of the support structure by electrical connections, e.g., wire bonds, which extend from the die through the aperture to electrical contact areas on the bottom exterior surface of the support structure. A second semiconductor die is secured on the top surface of the support structure and electrical connections are made between the second die and electrical contact areas on the bottom exterior surface of the support structure. The dice, electrical connections and structure cavity are encapsulated with encapsulating material to form a packaged semiconductor assembly.
REFERENCES:
patent: 5444296 (1995-08-01), Kaul et al.
patent: 5652463 (1997-07-01), Weber et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5796165 (1998-08-01), Yoshikawa et al.
patent: 5808878 (1998-09-01), Saito et al.
patent: 5952611 (1999-09-01), Eng et al.
patent: 5956233 (1999-09-01), Yew et al.
patent: 5963429 (1999-10-01), Chen
patent: 5973403 (1999-10-01), Wark
patent: 5994166 (1999-11-01), Akram et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6020629 (2000-02-01), Farnworth et al.
patent: 6091138 (2000-07-01), Yu et al.
patent: 6157080 (2000-12-01), Tamaki et al.
patent: 6181002 (2001-01-01), Juso et al.
patent: 6181008 (2001-01-01), Avery et al.
patent: 6219254 (2001-04-01), Akerling et al.
patent: 6262488 (2001-07-01), Masayuki et al.
patent: 6265771 (2001-07-01), Ference et al.
patent: 6316727 (2001-11-01), Liu
patent: 6365963 (2002-04-01), Shimada
patent: 6407456 (2002-06-01), Ball
patent: 6469376 (2002-10-01), Vaiyapuri
patent: 2001/0015485 (2001-08-01), Song et al.
patent: 2002/0074668 (2002-06-01), Hofstee et al.
patent: 2002/0079567 (2002-06-01), Lo et al.
patent: 0 729 183 (1996-08-01), None
patent: WO 97/37374 (1997-10-01), None
“Multi-Chip Module on Laminate, High-performance packaging for today's silicon,” IBM Microelectronics, 1998.
Copy of Search report dated Aug. 15, 2002.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Lee Eddie
Micron Technology
Parekh Nitin
LandOfFree
Die support structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Die support structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die support structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3257661