Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Reexamination Certificate
2006-06-23
2009-06-09
Norton, Nadine G (Department: 1792)
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
C438S014000, C438S437000, C438S634000, C438S696000
Reexamination Certificate
active
07544617
ABSTRACT:
A method for control of chemical mechanical polishing of a pattern dependant non-uniform wafer surfaces in a die scale wherein the die in the wafer surface have a plurality of zones of different heights and different pattern densities is provided. The method provides for varying pressure applied to the die both spatially and temporally to reduce both local and global step height variations. In one embodiment, pressure is varied both spatially and temporally using a look ahead algorithm. The algorithm looks ahead and recalculates/modifies the pressure values by identifying the step heights that could be formed after a specified time step. The final surface predictions have improved uniformity on the upper surface as well as on the step heights across the entire die.
REFERENCES:
patent: 2004/0074599 (2004-04-01), Kneer
patent: 2004/0259472 (2004-12-01), Chalmers et al.
Bastawros, Ashraf et al. “Pad Effects on Material-Removal in Chemical-Mechanical Planarization”; Journal of Electronic Materials, vol. 31, No. 10, 2002; Special Issue Paper 1022.
Eamkajomsiri, Sutee, et al., “Model Based Control of Wafer Scale Variation During the CMP Process” Sep. 2002—5 pages.
Eamkajomsiri, Sutee, et al., “Model Based Control of Wafer Scale Variation During the CMP Process”, Sep. 2002, 30 pages.
Eamkajomsiri, Sutee, et al., “Yield Improvement in Wafer Planarization: Modeling and Simulation” Journal of Manufacturing Systems: 2003; 22, 3; pp. 239-247.
Eamkajomsiri, Sutee, “Yield Improvement in Chemical Mechanical Polishing Process Investigation of Wafer Scale” Program of Study Committee, Iowa State University, 2002; 105 pages.
Eamkajomsiri, Sutee, et al., “Simulation of Wafer Scale Variations in Chemical Mechanical Polishing” Department of Industrial & Manufacturing Systems Engineering, Iowa State University, NAMRC 2001; 9 pages.
Fu, Guanghui et al., “A Model for Wafer Scale Variation of Material Removal Rate in Chemical Mechanical POlishing Based on Viscoelastic Pad Deformation”, Journal of Electronic Materials, vol. 31, No. 10, 2002; pp. 1066-1073.
Sun, Hongwei et al. Characterization and Modeling of Wafer and Die Level Uniformity in Deep Reactive Ion Etching (DRIE); Mat. Res. Soc. Symp. Proc. vol. 782, 2004 Materials Research Society; pp. A10.2.1-6.
Chandra Abhijit
Eamkajornsiri Sutee
Kadavasal Muthukkumar
Dahimene Mahmoud
Iowa State University & Research Foundation, Inc.
McKee Voorhees & Sease, P.L.C.
Norton Nadine G
LandOfFree
Die scale control of chemical mechanical polishing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Die scale control of chemical mechanical polishing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die scale control of chemical mechanical polishing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4145413