Die architecture accommodating high-speed semiconductor devices

Static information storage and retrieval – Format or disposition of elements

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 63, 257692, 257786, G11C 502

Patent

active

059368772

ABSTRACT:
In a semiconductor memory device, a die architecture is provided that arranges memory arrays into a long, narrow configuration. Bond pads may then be placed along a long side of a correspondingly shaped die. As a result, this architecture is compatible with short lead frame "fingers" for use with wide data busses as part of high speed, multiple band memory integrated circuits.

REFERENCES:
patent: 4974053 (1990-11-01), Kinoshita et al.
patent: 5073816 (1991-12-01), Wakefield et al.
patent: 5109265 (1992-04-01), Utesch et al.
patent: 5150330 (1992-09-01), Hag
patent: 5231607 (1993-07-01), Yoshida et al.
patent: 5293334 (1994-03-01), Shimizu
patent: 5408129 (1995-04-01), Farmwald et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Die architecture accommodating high-speed semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Die architecture accommodating high-speed semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die architecture accommodating high-speed semiconductor devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1126438

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.