Excavating
Patent
1988-10-17
1991-03-19
Smith, Jerry
Excavating
371 295, G01R 3128, G06F 1100
Patent
active
050017128
ABSTRACT:
Bus error injection circuit generates bus errors to test proper operation of bus error detection and recovery in a system of modules interconnected by a synchronous digital bus. Application of the circuit is bus error detection and recovery tests for a physical realization of the system. The bus error injection circuit can be replicated on a number of modules interconnected by a synchronous bus to provide multiple sources of error injection. One module, or multiple modules, with error injection circuitry is designated as the source(s) to inject a transient bus error. The bus error injection circuitry monitors the bus to determine when the module is a participant in a bus transfer cycle on the bus. An error injection counter decrements for each such cycle. When the counter output value is one, the module derives its error injection pattern onto bus signal lines in place of the signal line values normally generated. When the counter output reaches zero, the count enable is disabled and the signals normally supplied for the next bus cycle are enabled to the bus.
REFERENCES:
patent: 4476560 (1984-10-01), Miller et al.
patent: 4759019 (1988-07-01), Bentley et al.
Slater, M., Microprocessor-Based Design, Mayfield Pub. Co., 1987, pp. 107-108.
Splett Katherine A.
Wesson Dexter L.
Baker Stephen M.
Bowen Glenn W.
Smith Jerry
Starr Mark T.
Unisys Corporation
LandOfFree
Diagnostic error injection for a synchronous bus system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Diagnostic error injection for a synchronous bus system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Diagnostic error injection for a synchronous bus system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2016149