Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2006-10-31
2008-11-11
Potter, Roy K (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S678000
Reexamination Certificate
active
07449784
ABSTRACT:
Provided are methods of forming sealed via structures. One method involves: (a) providing a semiconductor substrate having a first surface and a second surface opposite the first surface; (b) forming a layer on the first surface of the substrate; (c) etching a via hole through the substrate from the second surface to the layer, the via hole having a first perimeter at the first surface; (d) forming an aperture in the layer, wherein the aperture has a second perimeter within the first perimeter; and (e) providing a conductive structure for sealing the via structure. Also provided are sealed via structures, methods of detecting leakage in a sealed device package, sealed device packages, device packages having cooling structures, and methods of bonding a first component to a second component.
REFERENCES:
patent: 5201987 (1993-04-01), Hawkins et al.
patent: 5259054 (1993-11-01), Benzoni et al.
patent: 5308442 (1994-05-01), Taub et al.
patent: 5891354 (1999-04-01), Lee et al.
patent: 6036872 (2000-03-01), Wood et al.
patent: 6139761 (2000-10-01), Ohkuma
patent: 6221769 (2001-04-01), Dhong et al.
patent: 6228675 (2001-05-01), Ruby et al.
patent: 6275513 (2001-08-01), Chang-Hasnain et al.
patent: 6359333 (2002-03-01), Wood et al.
patent: 6660564 (2003-12-01), Brady
patent: 6773532 (2004-08-01), Wolf et al.
patent: 6818464 (2004-11-01), Heschel
patent: 7129163 (2006-10-01), Sherrer et al.
patent: 2003/0034438 (2003-02-01), Sherrer et al.
patent: 2003/0071283 (2003-04-01), Heschel
patent: 2003/0081914 (2003-05-01), Steinberg et al.
patent: 2003/0128854 (2003-07-01), Mullenborn et al.
patent: 2003/0161133 (2003-08-01), Fu et al.
patent: 2003/0161363 (2003-08-01), Wolf et al.
patent: 2003/0183920 (2003-10-01), Goodrich et al.
patent: 2004/0076384 (2004-04-01), Kato et al.
patent: 2003/0161603 (2004-08-01), Nadeau et al.
patent: 2004/0264866 (2004-12-01), Sherrer et al.
patent: 2005/0111797 (2005-05-01), Sherrer et al.
patent: 0 430 593 (1991-06-01), None
patent: 0 911 111 (1999-04-01), None
patent: 1 002 612 (2000-05-01), None
patent: 1 061 578 (2000-12-01), None
patent: 06020930 (1994-01-01), None
patent: WO 00/31771 (2000-06-01), None
European Search Report of corresponding European Application No. 04255517.7-2203.
Linder et., “Fabrication Technology for Wafer Through-Hole Interconnections and Three-Dimensional Stacks of Chips and Wafers”, IEEE, 1994, pp. 349-354.
Pham et al., “A Novel Micromachining Process Using Pattern Transfer Over Large Topography for RF Silicon Technology”, Proceedings of the SAFE/IEEE workshop, Nov. 2000, pp. 125-128.
Rosen et al., “Membrane Covered Electrically Isolated Through-Wafer Via Holes”, J. Microetch, Microeng, 11 (2001), pp. 344-347.
Nguyen et al., “Through-Wafer Copper Electroplating for Three Dimensional Interconnects”, J. Micromech, Microeng. 12 (2002) pp. 395-399.
Ok et al., “High Density, High Aspect Ratio Through-Wafer Electrical Interconnect Vias for MEMS Packaging”, IEEE Transactions of Advanced Packing, vol. 26, No. 3, Aug. 2003, pp. 302-309.
Rasmussen et al., “Batch Fabrication of Through-Wafer Vias in CMOS Wafers for 3-D Packaging Applications”,IEEE, 2003 Electronic Components and Technology Conference, pp. 634-639.
Kutchovkov et al., “New Fabrication Technology for Wafer-Through Hole Interconnects”, Proceed. SeSens 2001, pp. 813-817.
Fisher John J.
Rasnake Larry J.
Sherrer David W.
Nuvotronics LLC
Potter Roy K
Sherr & Vaughn, PLLC
LandOfFree
Device package and methods for the fabrication and testing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device package and methods for the fabrication and testing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device package and methods for the fabrication and testing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4038048