Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2008-04-08
2008-04-08
Nguyen, Tuan T. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S236000, C365S189070, C365S189050, C365S194000
Reexamination Certificate
active
07355921
ABSTRACT:
A device for definition of the waiting time which should pass in a clock-controlled memory circuit after the start of a specific operation until a subsequent operation may be started. The device includes a digital timer which is arranged in the memory circuit, is switched on when the specific operation is initiated and allows the subsequent operation to be started after a defined time period has elapsed. The digital timer, after it is switched on, counts periodic counting pulses which are derived from the clock signal, in order to signal the end of the waiting time as soon as it has counted a desired number of these pulses. A waiting time adjustment apparatus is provided and is accessible via external connections of the memory circuit in order to set the desired number of counting pulses.
REFERENCES:
patent: 5907857 (1999-05-01), Biswas
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6684278 (2004-01-01), Sakugawa et al.
patent: 6841983 (2005-01-01), Thomas
patent: 10025250 (2001-01-01), None
Hein Thomas
Schaefer Andre
Weis Christian
Infineon - Technologies AG
Nguyen Tuan T.
Patterson & Sheridan L.L.P.
LandOfFree
Device in a memory circuit for definition of waiting times does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device in a memory circuit for definition of waiting times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device in a memory circuit for definition of waiting times will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2745625