Device having a self-aligned gate electrode wrapped around the c

Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257 67, 257347, 257349, 257302, 257401, 257329, H01L 2976, H01L 31036, H01L 2701, H01L 2712

Patent

active

058013970

ABSTRACT:
A semiconductor device includes an insulating support. A strip of semiconductor material has two ends in contact with the insulating support and a midsection extending between the ends. A dielectric layer encircles the midsection, and a conductive layer encircles the dielectric layer. The conductive layer has a substantially constant width such that a gate electrode formed within the conductive layer is fully self-aligned with drain and source regions formed within the ends.

REFERENCES:
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 5120666 (1992-06-01), Gotou
patent: 5135888 (1992-08-01), Chan et al.
patent: 5187114 (1993-02-01), Chan et al.
patent: 5204279 (1993-04-01), Chan et al.
patent: 5308998 (1994-05-01), Yamazaki et al.
patent: 5323042 (1994-06-01), Matsumoto
patent: 5372959 (1994-12-01), Chan
patent: 5395772 (1995-03-01), Miyazawa et al.
patent: 5401665 (1995-03-01), Chan
patent: 5414288 (1995-05-01), Fitch et al.
patent: 5482871 (1996-01-01), Pollack
patent: 5482877 (1996-01-01), Rhee
Simoen et al., "A Low-Frequency Noise Study of Gate-All-Around SOI Tranistors," IEEE Transactions on Electron Devices, vol. 40, No. 11, Nov. 1993, pp. 2054-2059.
Colinge et al., "Silicon-on-Insulator Gate-All-Around Device," IEDM, p. 595, (1990).
Fa and Jew, "The Poly-Silicon Insulated-Gate Field-Effect Transistor," IEEE Transactions on Electron Devices 13(12), p. 290 (1966).
Inoue et al., "Low Temperature CMOS Self-Aligned Poly-Si TFTs and Circuit Scheme Utilizing New Ion Doping and Masking Technique," IEEE, IEDM, p. 20.1.1 (1991).
Ishibashi et al., "A 1V TFT-Load SRAM Using a Two-Step Word-Voltage Method," IEEE ISSCC, p. 206, (1992).
Lewis et al., "Small Geometry Effects in N-and P-Channel Polysilicon Thin Film Transistors," IEDM IEEE, p. 260 (1988).
Lewis et al., "Physical Mechanisms for Short Channel Effects in Polysilicon Thin Film Transistors," IEDM, IEEE, p. 13.4.1 (1989).
Liu et al., High Reliability and High Performance 0.35 .mu.m Gate-Inverted TFT's for 16 Mbit SRAM Application Using Self-Aligned LDD Structures,
Liu et al., "Inverted Thin-Film Transistors with a Simple Self-Aligned Lightly Doped Drain Structure," IEEE Transactions on Electron Devices 39(12), p. 2803 (1992).
Mimura et al., "High-Performance Low-Temperature Poly-Si TFTs for LCD," IEDM, IEEE, p. 18.1 (1987). Electric!, ISSCC, p. 46 (1991).
Nakamura et al., "A High-Reliability, Low-Operation-Voltage Monolithic Active-Matrix LCD by Using Advanced Solid-Phase-Growth Technique," IEEE, IEDM, p. 34.2.1 (1990).
Ono et al., "Polysilicon TFTs with Low Gate Line Resistance and Low Off-State Current Suitable for Large Area and High Resolution LCDs," IEEE, p. 13.3.1 (1989).
Sasaki et al., "A 7ns 140 mW CMOS SRAM with Current Sense Amplifier,"
Uttecht and Geffken, "A Four-Level-Metal Fully Planarized Interconnect Technology for Dense High Performance Logic and SRAM Applications," VMIC, p. 20 (1991).
Hayden et al., "A High-Performance Quadruple Well, Quadruple Poly BiCMOS Process for Fast 16Mb SRAMs," IEEE IEDM, p. 819 (1992).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Device having a self-aligned gate electrode wrapped around the c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device having a self-aligned gate electrode wrapped around the c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device having a self-aligned gate electrode wrapped around the c will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-272061

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.