Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2005-06-14
2005-06-14
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S013000, C703S014000, C716S030000, C716S030000
Reexamination Certificate
active
06907394
ABSTRACT:
A device for simulating circuits is provided with an identifying system and a verifying system. The identifying system identifies a pair of wires in which two signals operate simultaneously within an appointed period and a pair of wires in which two signals do not operate almost simultaneously within the appointed period. The verifying system verifies actions of a circuit to be analyzed, under an assumption that the coupling capacitor between the pair of wires in which it is judged by the identifying system that two signals do not simultaneously operate within the appointed period is a ground capacitor.
REFERENCES:
patent: 5481695 (1996-01-01), Purks
patent: 5568395 (1996-10-01), Huang
patent: 5687088 (1997-11-01), Tomita
patent: 5896300 (1999-04-01), Raghavan et al.
patent: 5901063 (1999-05-01), Chang et al.
patent: 5999010 (1999-12-01), Arora et al.
patent: 6253359 (2001-06-01), Cano et al.
patent: 6279142 (2001-08-01), Bowen et al.
patent: 6363516 (2002-03-01), Cano et al.
patent: 04-241068 (1992-08-01), None
patent: 6-120343 (1994-04-01), None
patent: 6-243193 (1994-09-01), None
patent: 7-098727 (1995-04-01), None
patent: 07-182405 (1995-07-01), None
patent: 08-221460 (1996-08-01), None
patent: 10-207937 (1998-08-01), None
patent: 10-275176 (1998-10-01), None
patent: 11-154709 (1999-06-01), None
Dartu, Florentin et al. “Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling”. Proc. 34th Annual Desig Automation Conference (DAC). 1997. pp. 46-51. (Henceforth referred to as “Dartu”).
Kyung Tek Lee et al. “Test Generation for Crosstalk Effects in VLSI Circuits”. 1996 IEEE Symposium on Circuits and Systems (ISCAS '96), vol. 4, pp. 628-631. May 15, 1996.
Jiayuan Fang et al. “Shorting Via Arrays for the Elimination of Package Resonance to Reduce Power Supply Noise in Multi-layered Area-Array IC Packages”. 1998 IEEE Symposium on IC/Package Design Integration, Feb. 3, 1998.
Jiayuan Fang et al. “Shorting Via Arrays for the Elimination of Package Resonance to Reduce Power Supply Noise in Multi-layered Area-Array IC Packages”. 1998 IEEE Symposium on IC/Package Design Integration, Feb. 3, 1998.
Chen, Raymond. “SIGRITY Support Page (Tech Paper 2)”, Feb. 13, 1998.
Elpida Memory Inc.
Foley & Lardner LLP
Sharon Ayal
Teska Kevin J.
LandOfFree
Device for simulating circuits, method for simulating the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for simulating circuits, method for simulating the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for simulating circuits, method for simulating the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471571