Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
1999-10-22
2001-02-27
Mai, Son (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185200, C365S185330
Reexamination Certificate
active
06195289
ABSTRACT:
TECHNICAL FIELD
The present invention regards a device for reading analog nonvolatile memory cells, in particular flash cells.
BACKGROUND OF THE INVENTION
As known, analog nonvolatile memory cells are currently read by a reading device comprising a sense amplifier and an analog/digital (A/D) converter. In detail, the sense amplifier is connected to the memory cell to be read and generates an output voltage having an amplitude correlated to the value of the current flowing in the memory cell during reading, and thus correlated to the threshold voltage of the memory cell. The A/D converter receives at the input the output voltage generated by the sense amplifier and supplies at the output a binary word associated to the threshold voltage of the memory cell.
Specifically, the A/D converter comprises a plurality of comparator circuits receiving at a first input the output voltage of the sense amplifier, and at a second input different preset reference values, typically defined by a resistive divider receiving at the input a first and a second reference voltages defining the conversion range and the value of the least significant bit of the output binary word.
The reference voltages for the A/D converter are generated inside the chip accommodating the A/D converter, for example by temperature compensated regulator circuits, or are supplied from outside. In both cases, however, the reference voltages supplied to the A/D converter are completely uncorrelated with the variations in time in the output voltage of the sense amplifier, which are mainly due to the variation in the threshold voltage of the memory cell. In certain cases, this may cause reading errors of the memory cell.
SUMMARY OF THE INVENTION
The reference voltage source circuit includes a nonvolatile memory cell having a threshold value thereon. The threshold value is selected to provide a desired reference voltage value or values. Any reference value therefore tracks changes in the stored threshold values of the memory cells in the array.
According to the present invention, there is provided a device for reading analog nonvolatile memory cells having a reference voltage source circuit.
REFERENCES:
patent: 5796655 (1998-08-01), Reed et al.
patent: 5909393 (1999-06-01), Tran et al.
patent: 5973959 (1999-10-01), Gerna et al.
patent: 5982662 (1999-11-01), Kobayashi et al.
patent: 6018477 (2000-01-01), Wang
Canegallo Roberto
Guaitini Giovanni
Pasotti Marco
Rolandi Pier Luigi
Galanthay Theodore E.
Iannucci Robert
Mai Son
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Device for reading analog nonvolatile memory cells, in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for reading analog nonvolatile memory cells, in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for reading analog nonvolatile memory cells, in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2590915