Device for protecting I/O lines using PIN or NIP conducting...

Details Device for protecting I/O lines using PIN or NIP conducting... Device for protecting I/O lines using PIN or NIP conducting...

2007-03-06

2007-03-06

Owens, Douglas W. (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Tunneling pn junction device

Reverse bias tunneling structure

C257S601000, C361S111000

Reexamination Certificate

active

11071127

ABSTRACT:
A device for protecting I/O lines using low capacitance steering diodes (1200) and PIN or NIP diodes (1202), (1203) is disclosed. A low capacitance diode arrangement configured as steering diodes protect a signal line or input/output (I/O) port (1201) from high voltage transients by diverting or directing the transient to either the positive side of the power supply line (1204) or to ground (1205).

REFERENCES:
patent: 5912578 (1999-06-01), Bird
patent: 2002/0154364 (2002-10-01), Green et al.

Affiliated with

Also associated with

Rating

Device for protecting I/O lines using PIN or NIP conducting... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for protecting I/O lines using PIN or NIP conducting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for protecting I/O lines using PIN or NIP conducting... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3734091