Device for multi-precision and block arithmetic support in digit

Details Device for multi-precision and block arithmetic support in digit Device for multi-precision and block arithmetic support in digit

1989-05-19

1991-07-09

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 738

Patent

active

050311352

ABSTRACT:
A device for multi-precision and block arithmetic support in a digital processor including a multiplier for multiplying two signed, unsigned or signed and unsigned binary numbers and having a dynamic range greater than -1 to +1, an arithmetic and logic unit for performing arithmetic and logic operations, a barrel shifter for barrel shifting at least one binary number, shifters for selectively shifting the output of the multiplier and multiplexers for selecting and interconnecting the outputs and inputs of the multiplier, the arithmetic and logic unit, the barrel shifter and the shifters.

REFERENCES:
patent: 4538239 (1985-08-01), Magar
patent: 4700324 (1987-10-01), Doi et al.
patent: 4722068 (1988-01-01), Kuroda et al.
patent: 4811268 (1989-03-01), Nishitani et al.
patent: 4817047 (1989-03-01), Nishitani et al.

Affiliated with

Also associated with

Rating

Device for multi-precision and block arithmetic support in digit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for multi-precision and block arithmetic support in digit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for multi-precision and block arithmetic support in digit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-623380