Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1994-01-24
1996-03-12
Karlsen, Ernest F.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
324103P, 324771, 324763, 371 223, G01R 3128, G01R 1904, G01R 3140
Patent
active
054989728
ABSTRACT:
A device for monitoring supply voltage locally on integrated circuits after mounting on electronic component boards (11) includes at least one voltage monitor (31) as well as boundary scan means (36, 36', 37) for reading out the result of the monitoring. The monitor includes an extreme value detector (41), situated at the place on the circuit surface where voltage monitoring is desired and detecting the minimum absolute voltage between a local supply voltage lead and a local ground lead. The minimum value detector comprises one or two FET transistors at most.
REFERENCES:
patent: 3859638 (1975-01-01), Hume, Jr.
patent: 4197582 (1980-04-01), Johnston et al.
patent: 4288865 (1981-09-01), Graham
patent: 4384350 (1983-05-01), Lee et al.
patent: 4467275 (1984-08-01), Maeda et al.
patent: 4528505 (1985-07-01), Peterson
patent: 4841232 (1989-06-01), Graham et al.
patent: 4860288 (1989-08-01), Teske et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 4875003 (1989-10-01), Burke
patent: 4879717 (1989-11-01), Sauerwald et al.
patent: 4910455 (1990-03-01), Nadd
patent: 4963824 (1990-10-01), Hsieh et al.
patent: 4999575 (1991-03-01), Germer
patent: 5057774 (1991-10-01), Verhelst et al.
patent: 5063304 (1991-11-01), Iyengar
patent: 5122920 (1992-06-01), Pease
patent: 5285151 (1994-02-01), Akama et al.
"Strategies for Testing VLSI Boards Using Boundary Scan", P. Hansen, Electronic Engineering, vol. 61, No. 755, pp. 103, 105-106, 109; 111, Nov. 1989.
"Dividing Up a PC Board With Boundary Scan Extends Chip-Oriented, Design-For-Testability Systems to PC Boards", Bottom-Up Techniques Propel Board Testability, Ellis et al., Electronic Design, vol. 38, No. 10, pp. 57-60, 62, 64, May 24, 1990.
"Testing Multiple Power Connections with Boundary Scan", Dirk van de Lagemaat, IEEE, pp. 127-130, 1989.
"Elimination of Bus Contention During Chip-to-Chip Connectivity Test", IBM Technical Disclosure Bulletin, vol. 32, No. 6A, Nov., 1989.
"Self Test Method for Secure LSSD Chip", Research Disclosure, p. 336, May, 1989.
"Circuit Board Tester", Research Disclosure, p. 244, Apr., 1987.
Karlsen Ernest F.
Telefonaktiebolaget LM Ericsson
LandOfFree
Device for monitoring the supply voltage on integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for monitoring the supply voltage on integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for monitoring the supply voltage on integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2103163