Excavating
Patent
1997-02-28
1998-09-29
Palys, Joseph
Excavating
39518319, 39518509, 371 221, 364489, G06F 1100
Patent
active
058156550
ABSTRACT:
A device for generating an error path list for analyzing delay times of paths generating errors, which paths connect first nodes with second nodes, includes a reading unit for reading information on the paths and the delay times thereof, a representative-path extraction unit for extracting worst paths in terms of the delay times as representative paths by using the information, and an output unit for generating the error path list reporting the representative paths.
REFERENCES:
patent: 3603771 (1971-09-01), Isett
patent: 4564943 (1986-01-01), Collins et al.
patent: 4916627 (1990-04-01), Hathaway
patent: 4924430 (1990-05-01), Zasio et al.
patent: 4970664 (1990-11-01), Kaiser et al.
patent: 5172377 (1992-12-01), Robinson et al.
patent: 5191541 (1993-03-01), Landman et al.
patent: 5210700 (1993-05-01), Tom
patent: 5237514 (1993-08-01), Curtin
patent: 5404311 (1995-04-01), Isoda
patent: 5452228 (1995-09-01), Arakawa et al.
patent: 5457638 (1995-10-01), Ashar et al.
patent: 5471152 (1995-11-01), Gheewala et al.
patent: 5493522 (1996-02-01), Rosenburg
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5629859 (1997-05-01), Agarwala et al.
Muraoka et al., "ACTAS: An Accurate Timing Analysis System for VLSI", 22nd Design Automation Conf., IEEE, pp.-152-158, 1985.
Fujitsu Limited
Palys Joseph
LandOfFree
Device for generating error path list and method of extracting t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for generating error path list and method of extracting t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for generating error path list and method of extracting t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-694855