Device for filtering positive dejustification jitter of a digita

Details Device for filtering positive dejustification jitter of a digita Device for filtering positive dejustification jitter of a digita

1994-09-09

1996-12-03

Mai, Tan V.

Boots, shoes, and leggings

G06F 1531

Patent

active

055814930

ABSTRACT:
A device for filtering positive dejustification jitter of a digital bit stream includes a phase-locked loop for slaving the timing of a signal representative of the read timing of a buffer memory into which the dejustified digital bit stream is written to the timing of a signal representative of the write timing of the buffer memory. The device applies low-pass filtering and determines the actual justification rate of the digital bit stream and deduces therefrom the difference justification rate, i.e. the difference between the actual rate and a nominal justification rate of the digital bit stream. It systematically eliminates phase shifts due to positive dejustification from the signal representative of the buffer memory write timing, regenerates phase shifts of the signal in numbers corresponding to the nominal justification rate, and regenerates phase shifts of the signal in numbers corresponding to the difference justification rate and smooths the phase shifts.

REFERENCES:
patent: 5253118 (1993-10-01), Konno
patent: 5343476 (1994-08-01), Urbansky
patent: 5410499 (1995-04-01), Waters

Affiliated with

Also associated with

Rating

Device for filtering positive dejustification jitter of a digita does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for filtering positive dejustification jitter of a digita, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for filtering positive dejustification jitter of a digita will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-790980