Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-06-05
2007-06-05
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000, C361S118000
Reexamination Certificate
active
11141986
ABSTRACT:
A device for ESD (electrostatic discharge) protection of a circuit of a semiconductor device comprises a field effect transistor based varistor with gate, source and drain regions, wherein one of the source and drain regions is connected to an input/output pad of the semiconductor device, and the other one of the source and drain regions is connected to an input/output terminal of the circuit. A biasing circuit is connected to the gate region of the varistor to create an accumulation region below the gate of the varistor at normal operating voltages of said semiconductor device. The semiconductor device is preferably an integrated device on a single substrate.
REFERENCES:
patent: 4710791 (1987-12-01), Shirato et al.
patent: 4730208 (1988-03-01), Sugino et al.
patent: 4806999 (1989-02-01), Strauss
patent: 4876584 (1989-10-01), Taylor
patent: 5196913 (1993-03-01), Kim et al.
patent: 5615073 (1997-03-01), Fried et al.
patent: 5808343 (1998-09-01), Pilling et al.
patent: 6331726 (2001-12-01), Voldman
patent: 6852036 (2005-02-01), Cermak et al.
patent: 2001/0032733 (2001-10-01), Yamaguchi et al.
patent: 2002/0003227 (2002-01-01), Kageyama et al.
patent: 2002/0010247 (2002-01-01), Sakurai et al.
patent: 2004/0021178 (2004-02-01), Larson
patent: 2005/0041347 (2005-02-01), Khorram
patent: 0 371 663 (1994-06-01), None
patent: 2001032733 (2001-02-01), None
patent: 2001144208 (2001-05-01), None
patent: 2001202830 (2001-07-01), None
patent: 2001210939 (2001-08-01), None
patent: 2001230510 (2001-08-01), None
patent: 2001284400 (2001-10-01), None
patent: 2001293686 (2001-10-01), None
patent: 2001307555 (2001-11-01), None
patent: 2001332137 (2001-11-01), None
patent: 2001337340 (2001-12-01), None
patent: 2001351944 (2001-12-01), None
patent: 2002 003227 (2002-01-01), None
patent: 2002010247 (2002-01-01), None
patent: 2002043363 (2002-02-01), None
patent: 2002075580 (2002-03-01), None
patent: WO 03/021737 (2003-03-01), None
patent: WO 03/063198 (2003-07-01), None
Victory et al., “A Four-Terminal Compact Model for High Voltage Diffused Resistors with Field Plates”, IEEE Journal of Solid-State Circuits, vol. 33, No. 9, Sep. 1998, pp. 1453-1458, (6 pages).
Litwin Andrej
Pettersson Ola
Infineon Technolgoies AG
Patel Dharti H.
LandOfFree
Device for ESD protection of an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for ESD protection of an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for ESD protection of an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880624