Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-01-16
2007-01-16
Sircus, Brian (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000
Reexamination Certificate
active
10874125
ABSTRACT:
A device for ESD protection of a high frequency circuit (1) of a semiconductor device comprises first (3) and second (4) p-type and first (6) and second (5) n-type JFET's, wherein the first p-type JFET (3) is connected with its gate to a high voltage source, its source to an input/output pad (2) of the semiconductor device, and its drain to the source of the first n-type JFET (6), the second p-type JFET (4) is connected with its gate to the high voltage source, its source to the drain of the second n-type JFET (5), and its drain to an input/output terminal of the circuit (1), the first n-type JFET transistor (6) is connected with its gate to ground (GND), and its drain to the input/output terminal, and the second n-type JFET transistor (5) is connected with its gate to ground (GND), and its source to the input/output pad (2).
REFERENCES:
patent: 4710791 (1987-12-01), Shirato et al.
patent: 4730208 (1988-03-01), Sugino et al.
patent: 4806999 (1989-02-01), Strauss
patent: 4876584 (1989-10-01), Taylor
patent: 5196913 (1993-03-01), Kim et al.
patent: 5615073 (1997-03-01), Fried et al.
patent: 5808343 (1998-09-01), Pilling et al.
patent: 6037636 (2000-03-01), Crippen
patent: 6181214 (2001-01-01), Schmitt et al.
patent: 6292046 (2001-09-01), Ali
patent: 6331726 (2001-12-01), Voldman
patent: 6496341 (2002-12-01), Chen et al.
patent: 0 371 663 (1989-11-01), None
patent: WO 03/021737 (2003-03-01), None
Litwin Andrej
Pettersson Ola
Baker & Botts L.L.P.
Infineon - Technologies AG
Nguyen Danny
Sircus Brian
LandOfFree
Device for ESD protection of an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device for ESD protection of an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for ESD protection of an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3771206