Device for enabling the use of the contents of memory areas of a

Details Device for enabling the use of the contents of memory areas of a Device for enabling the use of the contents of memory areas of a

1993-02-10

1994-11-01

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 3642467, 365195, 365228, G06F 1214

Patent

active

053613414

ABSTRACT:
A decision circuit receives input addresses of instructions to be executed and data addresses to which the instructions are to be applied. The decision circuit either allows the execution of the instruction or prohibits the execution of the instruction if the instruction leads to a false operation or to a fraudulent attempt to divulge the system contents. A buffer register stores the instruction addresses and subsequently presents them to the decision circuit simultaneously with the data addresses. This device applies particularly to the protection of electronic integrated circuit memory cards.

REFERENCES:
patent: 4037214 (1977-07-01), Birney et al.
patent: 4038645 (1977-07-01), Birney et al.
patent: 4388695 (1983-06-01), Heinemann
patent: 4390968 (1983-06-01), Hennessy et al.
patent: 4442484 (1984-04-01), Childs, Jr. et al.
patent: 4513389 (1984-04-01), Devchoudhury
patent: 4521853 (1985-06-01), Guttag
patent: 4682283 (1987-07-01), Robb
patent: 4713753 (1987-12-01), Boebert et al.
patent: 4839628 (1989-06-01), Davis et al.

Affiliated with

Also associated with

Rating

Device for enabling the use of the contents of memory areas of a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for enabling the use of the contents of memory areas of a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for enabling the use of the contents of memory areas of a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1807707