Device for and method of counting bit errors and device for and

Pulse or digital communications – Testing – Data rate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375262, 375341, 371 51, 371 43, H04B 346, H04B 1700

Patent

active

055815774

DESCRIPTION:

BRIEF SUMMARY
TECHNICAL FIELD

The present invention relates to a device for and a method of counting the number of bit errors in a reception signal in digital communication, and, more particularly, relates to a device for and a method of identifying whether a reception signal is a speech signal or a control signal and outputting an identification signal, a decoded signal, and the number of bit errors counted.


BACKGROUND ART

For TDMA digital mobile communication, a transmission system is used which transmits different signals such as a speech signal and a FACCH (Fast Associated Control Channel) signal, which is a kind of a control signal with use of the same data region of a channel. These two kinds of the signals are same in the numbers of total bits, but different from one another in the method of error correction or error detection. The speech signal or the FACCH signal is transmitted from a transmission side in accordance with the conditions of the use thereof. However, a flag is not transmitted to identify whether a transmission signal is the speech signal or the FACCH signal. A reception side must accordingly judge whether a transmitted signal is a speech signal or a FACCH signal.
The following describes the configuration of a prior art signal identifier device.
The prior art signal identifier device comprises an error correcting/decoding part for processing speech signals, an error detecting/decoding part for processing speech signals, an error correcting/decoding part for control signals, and an error detecting/decoding part for control signals. The error correcting/decoding part for speech signals employs a decoding method for error correction codes used in encoding part or all of the speech signals at the transmission side. The error correcting/decoding part for control signals employs a decoding method for error correction codes used in encoding part or all of the control signals on the transmission side. The respective error detecting/decoding part for speech signals or for control signals uses a detection method corresponding to respective error detection codes applied at the transmission side.
In the following, there will be described the operation of the prior art signal identifier device. A transmission signal from the transmission side is first received. The received transmission signal is entered into the error correcting/decoding part for processing speech signals and into the error correcting/decoding part for processing control signals. The reception signal entered is decoded in response to the decoding methods of the respective error correcting/decoding parts, and is output as decoded signals. The decoded output signals are entered into the error detection/decoding parts. On the basis of the error detection code applied at the transmission side, it is inspected whether or not each decoded signal contains partly or wholly any bit errors, and a correct/false signal is generated. The signal identifier device herein receives the decoded signals and the correct/false signals and compares errors in the correct/false signals, regards, as the transmitted signal, the correct/false signal in which no error is detected, and outputs the decoded signal and the identification signal of that signal.
Although no adequate reference for the signal identifying system is knowing a detailed description of the error detection code can be found in "Encoding Theory" written by Hiroshi Miyagawa, Yoshiro Iwadare, and Hideki Imai, published by (joint-stock company) Shokodo Co.,Ltd. A set of two devices, each of which has been disclosed in "Japanese Laid-Open Patent Publication (A) No.60-144038 titled as A Digital Signal Transmission System, Matsushita Electric Industry (Co.,Ltd.), Keishi Matsuya" are applicable to the signal identifier device.
The following describes a bit error counter device in transmitter/receiver equipment for use in digital communication. A digital communication system has been recently proposed, in which an original signal is subjected to convolution encoding at the transmission side and is then tra

REFERENCES:
patent: 4710746 (1987-12-01), Shimoda et al.
patent: 5325374 (1994-06-01), Hoshi et al.
Qualcomm Incorporated, Technical Data Sheet, "Qo256 K=7 Multi-Code Rate Viterbi Decoder", 1990-6, pp. 3-13.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Device for and method of counting bit errors and device for and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for and method of counting bit errors and device for and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for and method of counting bit errors and device for and will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-791926

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.