Device and method for the generation of test vectors and testing

Details Device and method for the generation of test vectors and testing Device and method for the generation of test vectors and testing

1987-10-08

1991-04-23

Evans, Geoffrey S.

Excavating

G01R 3128, G06F 1122

Patent

active

050105523

ABSTRACT:
A device and a method are used to test integrated circuits, especially P.L.A.s. The possible faults of a circuit to be tested are determined including logic faults caused by the physical structure and relative position of the circuit elements in the integrated logic circuit. On the basis of the faults, a set of test vectors is determined, each fault modifying at least one of the test vectors applied to the circuit to be tested. It is possible to use test vectors which are modified by the greatest number of possible faults. By determining the test vectors on the basis of the faults which are to be detected, the tests can use a small number of vectors while, at the same time, there is certainty that it will be possible to detect all the faults in a given circuit. Advantageously, a hierarchically-organized set of cells is determined with certain cells consisting of small cells. The method and device can be used to test P.L.A.s by using a small number of test vectors, and are applicable to testing integrated circuits and P.L.A.s.

REFERENCES:
patent: 3576541 (1971-04-01), Kwan et al.
patent: 3832535 (1974-08-01), De Vito
patent: 3961250 (1976-06-01), Snethen
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4493045 (1985-01-01), Hughes, Jr.
patent: 4503538 (1985-03-01), Fritz
patent: 4517672 (1985-05-01), Pfleiderer et al.
patent: 4622647 (1986-11-01), Sagnard et al.
patent: 4625311 (1986-11-01), Fitzpatrick et al.
patent: 4672610 (1987-06-01), Salick
patent: 4692920 (1987-09-01), Tannhaeuser et al.
patent: 4719599 (1988-01-01), Natsui et al.
"9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits" by Cha et al., IEEE Trans. on Computers, vol. C-27, 03/1978, pp. 193-200.
"Design for Testability for Complete Test Coverage" by Motohara et al., D&T Translation, 11/1984, pp. 25-32.
IEEE Design & Test of Computers, vol. 2, #5, Oct. 1985, pp. 54-60, IEEE, New York, U.S.-S. Funatsu et al. "An Automatic Test-Generation System for Large Digital Circuits".
IEEE Intercon Conference Record, Apr. 8-10, 1975, pp. 1-9, New York, U.S., S. S. Yau et al; "A Survey of Fault Diagnosis of Digital Circuits".
IEEE Transactions on Computers, vol. C-28, No. 11, Nov. 1979, pp. 845-853, IEEE, New York, U.S.-J. E. Smith, Detection of Faults in Programmable Logic Arrays.
IEEE Transactions on Computers, vol. C-31, #2, Feb. 1982, pp. 129-139, IEEE, New York, U.S.-Y. M. El-Ziq et al,-Fault Diagnosis of MOS Combinational Networks.
Ninth International Symposium on Fault-Tolerant Computing, Madison, Wisc., Jun. 1979, pp. 227-234, IEEE, New York, U.S., Agarwal-Multiple Fault Detection in Programmable Logic Arrays.

Affiliated with

Also associated with

Rating

Device and method for the generation of test vectors and testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method for the generation of test vectors and testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for the generation of test vectors and testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1626385