Device and method for testing integrated circuit dice in an inte

Details Device and method for testing integrated circuit dice in an inte Device and method for testing integrated circuit dice in an inte

1996-09-19

1998-08-18

Canney, V.

Excavating

G06F 1100

Patent

active

057967466

ABSTRACT:
An IC module, such as a Multi-Chip Module (MCM), includes multiple IC dice each having a test mode enable bond pad, such as an output enable pad. A fuse incorporated into the MCM's substrate connects each die's test mode enable pad to one of the MCM's no-connection (N/C) pins, and a resistor incorporated into the substrate connects the test mode enable pads to one of the MCM's reference voltage pins. By applying a supply voltage to the test mode enable pads through the N/C pin, a test mode is initiated in the dice. Once testing is complete, the fuse may be blown, and a reference voltage applied to the test mode enable pads through the reference voltage pins and the resistor disables the test mode in the dice and initiates an operational mode. As a result, dice packaged in IC modules may be tested after packaging. A method for performing such testing once the test mode has been initiated and for repairing any failing elements found during testing, includes providing test signals to the dice, receiving response signals from the dice, evaluating the response signals to identify any failing elements in the dice, programming the failing elements addresses into anti-fuses in the dice with a programming voltage, confirming that the addresses are programmed by determining the resistance of the anti-fuses, re-testing the dice, receiving response signals from the re-tested dice, and evaluating the response signals to confirm all repairs.

REFERENCES:
patent: 4451489 (1984-05-01), Leedy
patent: 4459685 (1984-07-01), Sud et al.
patent: 4459693 (1984-07-01), Prang et al.
patent: 4491857 (1985-01-01), McElroy
patent: 4519078 (1985-05-01), Komonytsky
patent: 4543594 (1985-09-01), Mohsen et al.
patent: 4598388 (1986-07-01), Anderson
patent: 4601019 (1986-07-01), Shah et al.
patent: 4752118 (1988-06-01), Johnson
patent: 4817093 (1989-03-01), Jacobs et al.
patent: 4881114 (1989-11-01), Mohsen et al.
patent: 4937465 (1990-06-01), Johnson et al.
patent: 4939694 (1990-07-01), Eaton et al.
patent: 5089993 (1992-02-01), Neal et al.
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5157664 (1992-10-01), Waite
patent: 5241496 (1993-08-01), Lowrey et al.
patent: 5257229 (1993-10-01), McClure et al.
patent: 5278839 (1994-01-01), Matsumoto et al.
patent: 5305267 (1994-04-01), Haraguchi et al.
patent: 5324681 (1994-06-01), Lowrey et al.
patent: 5331196 (1994-07-01), Lowrey et al.
patent: 5355340 (1994-10-01), Coker et al.
patent: 5422850 (1995-06-01), Sukegawa et al.
patent: 5451489 (1995-09-01), Leedy
patent: 5506499 (1996-04-01), Puar

Affiliated with

Also associated with

Rating

Device and method for testing integrated circuit dice in an inte does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method for testing integrated circuit dice in an inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for testing integrated circuit dice in an inte will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1122308