Dynamic information storage or retrieval – Control of storage or retrieval operation by a control... – Control of information signal processing channel
Reexamination Certificate
2011-07-12
2011-07-12
Young, Wayne R (Department: 2627)
Dynamic information storage or retrieval
Control of storage or retrieval operation by a control...
Control of information signal processing channel
C369S047280, C369S053340, C369S059190
Reexamination Certificate
active
07978572
ABSTRACT:
A technique capable of realizing a power saving in a device for reproducing/recording digital signals by properly controlling a frequency of a clock. The device for reproducing/recording digital signals (device for reproducing an optical disk) includes: a difference comparing circuit for comparing a first parameter (demodulating block counter) updated each time a process for one correcting block is done in a demodulating circuit with a second parameter (error correcting block counter) updated each time a process of one correcting block is done in an error correcting circuit; and a circuit (clock controlling circuit etc.) for switching a frequency of a master clock (MCLK) depending on a comparison result of the difference comparing circuit. Thereby, the frequency of the clock can be switched both of when the demodulation for one correcting block is ended and when the correcting process for one correcting block is ended by using the switched master clock.
REFERENCES:
patent: 5602812 (1997-02-01), Miura et al.
patent: 2001/0006495 (2001-07-01), Hayashi et al.
patent: 2001/0006498 (2001-07-01), Hayashi et al.
patent: 2005/0002306 (2005-01-01), Urita
patent: 2006/0109761 (2006-05-01), Kano
patent: 10-040638 (1998-02-01), None
patent: 10-320933 (1998-04-01), None
patent: 10-261274 (1998-09-01), None
patent: 11-134801 (1999-05-01), None
patent: 11-232039 (1999-08-01), None
patent: 2001-006298 (2001-01-01), None
patent: 2001-250327 (2001-09-01), None
patent: 2001-283538 (2001-10-01), None
patent: 2003-091942 (2003-03-01), None
Pan, Jyh-Shin et al., “Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY,” ISSC 2006 Digest of Technical Papers, pp. 266-267, 653.
Bernardi Brenda
Miles & Stockbridge P.C.
Renesas Electronics Corporation
Young Wayne R
LandOfFree
Device and method for reproducing digital signal and device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for reproducing digital signal and device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for reproducing digital signal and device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2647333