Television – Camera – system and detail – Solid-state image sensor
Reexamination Certificate
2005-02-15
2005-02-15
Garber, Wendy R. (Department: 2612)
Television
Camera, system and detail
Solid-state image sensor
C348S302000
Reexamination Certificate
active
06856351
ABSTRACT:
A clamping circuit including a clamping diode, a bias line, and a clamp line is incorporated into a pixel circuit of amorphous silicon sensor arrays. The clamp diode in each pixel prevents the voltage across the photodiode from dropping below a specific threshold. By keeping the photodiode under reverse bias even under conditions that may otherwise saturate the pixel, image lag is reduced. In full fill factor amorphous silicon sensor arrays, a clamping circuit includes a clamp TFT, a bias plane, a clamp line, and a drain line. The clamp TFT reduces lag and blooming by draining off excess current developed under overexposure conditions. A method to globally reset a sensor array and a method to test and repair a TFT matrix in full fill factor sensor arrays without damaging the overlying collection electrode and sensor layer are also provided.
REFERENCES:
patent: 4866293 (1989-09-01), Nakamura et al.
patent: 5831258 (1998-11-01), Street
Tsukamoto et al., “Development and evaluation of a large-area selenium-based flat panel detector for real-time radiography and fluoroscopy”, SPIE Conference on Physics, Feb. 1999, pp. 14-23.
Finnegan Henderson Farabow Garrett & Dunner LLP
Garber Wendy R.
Jerabek Kelly L.
Xerox Corporation
LandOfFree
Device and method for reducing lag and blooming in amorphous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for reducing lag and blooming in amorphous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for reducing lag and blooming in amorphous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471682