Developing device having biasing circuit for charge erasing memb

Details Developing device having biasing circuit for charge erasing memb Developing device having biasing circuit for charge erasing memb

1995-08-01

1997-02-04

Beatty, Robert

Electrophotography

Image formation

Development

399283, 399 90, G03G 1506

Patent

active

056004192

ABSTRACT:
A developing device for use in an image forming apparatus like a copying machine or printer that develops an electrostatic latent image formed on an electrostatic latent image carrier to obtain a visible image. In the developing device, a toner charge erasing member contacts with the surface of a developing agent carrier and is connected to a power supply which applies developing bias voltage, so that a toner charge erasing bias voltage is applied to the toner charge erasing member from the power supply. A connection circuit provided between the toner charge erasing member and the power supply to maintain a constant electric potential difference between the developing bias voltage and the toner charge erasing bias voltage.

REFERENCES:
patent: 4561381 (1985-12-01), Kaneko et al.
patent: 4656964 (1987-04-01), Kanno et al.
patent: 4745429 (1988-05-01), Mukai et al.
patent: 4930438 (1990-06-01), Demizu et al.
patent: 5057871 (1991-10-01), Hirose et al.
patent: 5206691 (1993-04-01), Mizuno et al.
patent: 5477006 (1995-12-01), Imamiya et al.

Affiliated with

Also associated with

Rating

Developing device having biasing circuit for charge erasing memb does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Developing device having biasing circuit for charge erasing memb, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Developing device having biasing circuit for charge erasing memb will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-684175