Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate
2011-06-07
2011-06-07
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Reexamination Certificate
active
07958467
ABSTRACT:
The present disclosure generally pertains to automatic wiring systems and methods for generating wiring layouts for integrated circuits. In one exemplary embodiment, a wiring router ensures that the wiring for multiple device segments is matched. That is, the wiring router defines the wiring paths such that the same or substantially similar localized metal patterns exist around each of the device segments. Thus, when an integrated circuit (IC) chip is manufactured according to the wiring layout, the IC chip should be less susceptible to the effects of process variations.
REFERENCES:
patent: 5550748 (1996-08-01), Xiong
patent: 5877091 (1999-03-01), Kawakami
patent: 5963975 (1999-10-01), Boyle et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6542834 (2003-04-01), Dixit
patent: 6954167 (2005-10-01), Leung
patent: 7281232 (2007-10-01), Nicolino et al.
patent: 2006/0026547 (2006-02-01), Aggarwal
patent: 2006/0057840 (2006-03-01), Kerr et al.
patent: 2007/0212873 (2007-09-01), Kerr et al.
patent: 2007/0234246 (2007-10-01), Sinha et al.
patent: 2007/0288877 (2007-12-01), Matsuoka
Alan Hastings, “The Art of Analog Layout,” by Prentince-Hall, Inc., pp. 231-257, 426-442, 2001.
Lopez, et al., “Layout-constrained Retargeting of Analog Blocks,” Instituto de Microelectonica de Sevilla, Centro Nacional de Microelectonica Edif. CICA, Avda.
Hartono, et al., “Active Device Generation for Automatic Analog Layout Retargeting Tool,” UWEE Technical Report No. UWEETR-2004-0015, May 13, 2004, pp. 1-36.
Bruce, et al., “Analog Layout Using ALAS!,” IEEE Journal of Solid-State Circuits, vol. 31, No. 2, Feb. 1996, pp. 271-274, 1364-1365.
Sayed, et al., “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, IEEE, 2002.
Long, et al., “Optimal Two-Dimension Common Centroid Layout Generation for MOS Transistors Unit,” Dept. of Computer Science and Technology, Tsinghua University, Beijing, China.
Baker, et al., “CMOS Circuit Design, Layout, and Simulation,” IEEE Press Series on Microelectronic Systems, 1998, pp. 134-141, 446-449.
Bowen, U.S. Appl. No. 11/734,376, entitled, “System and Method for Designing a Common Centroid Layout for an Integrated Circuit,” Filed Apr. 12, 2007.
Adtran Inc.
Chiang Jack
Holland Jon E.
Lanier Ford Shaver & Payne P.C.
Parihar Suchin
LandOfFree
Deterministic system and method for generating wiring... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deterministic system and method for generating wiring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deterministic system and method for generating wiring... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2689220