Deterministic jitter equalizer

Details Deterministic jitter equalizer Deterministic jitter equalizer

2004-12-14

2008-12-09

Kim, Kevin Y (Department: 2611)

Pulse or digital communications

Equalizers

Automatic

Reexamination Certificate

active

07463680

ABSTRACT:
An equalizer for serial data communications can be configured to compensate for the effects of deterministic jitter. The equalizer can be configured to compensate a received serial data stream for the effects of data-dependent jitter as well as duty cycle distortion jitter. The equalizer can be configured to determine the value of one or more previously received symbols and compare them to a recovered symbol. The equalizer can adjust a variable delay positioned in the serial data path to introduce a delay into the data path that is based in part on the received data stream. The equalizer can be configured to vary the delay when any of the one or more previously received symbols is different from the recovered symbol, and can be configured to maintain a constant delay if the one or more previously received symbols is the same as the recovered symbol.

REFERENCES:
patent: 5345476 (1994-09-01), Tsujimoto
patent: 2005/0053162 (2005-03-01), Goishi
patent: WO 03/045003 (2003-05-01), None
R. Kollipara, et al. “Design, Modeling and Characterizaiton of High Speed Backplane Interconnects”,DesignCon2003(2003).
R. Ho, et al. “The Future of Wires”,Proc. of the IEEE(2001) 89(4):490-504.
J. Zerbe, et al. “Equalization and Clock Recovery for a 2.5 -10Gbs 2-PAM/4-PAM Backplane Transceiver Cell”,ISSCC Digest(2003) 80-81.
V. Stojanovic, et al. “Modeling and Analysis of High-Speed Links”,CICC 2003(2003) 589-594.
H. Nyquist, “Certain Topics in Telegraph Transmission Theory”,AIEE Trans, (1928) 47:617-644.
Y. Cai, et al. “Jitter Testing for Multi-Gigabit Backplane SerDes-Techniques to Decompose and Combine Various Types of Jitter”,Proc. of IEEE International Test Conference(2002) 700-709.
M. Shimanouchi, et al. “An Approach to Consistent Jitter Modeling for Various Aspects and Measurement Methods”,Proc. of IEEE International Test Conference(2001) 848-857.
L. Moura, et al. “Performance Assessment of Signal Jitter on Clock Recovery for High Speed Optical Digital Systems”,IEEE Global Communications Conference(1994) 2:1175-1179.
C.J. Byrne, et al. “Systematic Jitter in a Chain of Digital Regenerators”,The Bell System Technical Journal(1963) 42(6):2679-2714.
B.R. Saltzberg, “Timing Recovery for Synchronous Binary Data Transmission”,The Bell System Technical Journal(1967) 46(3):593-622.
R.D. Gitlin, et al. “Timing Recovery in PAM Systems”,The Bell System Technical Journal(1971) 50(5):1645-1669.
L.E. Franks, et al. “Statistical Properties of Timing Jitter in a PAM Timing Recovery Scheme”,IEEE Trans. on Communications(1974) 22(7):913-920.
J.J. O'Reilly, et al. “Influence of Timing Errors on the Performance of Direct-Detection Optical-Fibre Communication Systems”,IEE Proc. (1985) 132(6):309-313.
M.Z. Win, “On the Power Spectral Density of Digital Pulse Streams Generated byM-ary Cyclostationary Sequences in the Presence of Stationary Timing Jitter”,IEEE Trans. on Communications(1998) 46(9):1135-1145.
R.A. Gibby, et al. “Some Extensions of Nyquist's TelegraphTheory”,The Bell System Technical Journal(1965) 44(9):1487-1510.
M. Banu, et al. “A 660Mb/s CMOS Clock Recovery Circuit with Instantaneous Locking for NRZ Data and Burst-Mode Transmission”,ISSCC Dig. Tech Papers(1993) 102-103, 270.
V.F. Kroupa, “Noise Properties of PLL Systems”,IEEE Trans. on Communications(1982) 30(10):2244-2252.
E. Roza, “Analysis of Phase-Locked Timing Extraction Circuits for Pulse Code Transmission”,IEEE Trans. on Communications(1974) 22(9):1236-1249.
K. Kishine,et al. “Loop-Parameter Optimization of a PLL for Low-Jitter 2.5 Gb/s One-Chip Optical Receiver IC with 1:8 Demux”,IEEE J. of Solid-State Circuits(2002) 37(1):38-50.
M. Mansuri, et al. “Jitter Optimization Based on Phase-Locked Loop Design Parameters”,IEEE J. of Solid-State Circuits(2002) 37(11) 1375-1382.

Affiliated with

Also associated with

Rating

Deterministic jitter equalizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deterministic jitter equalizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deterministic jitter equalizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4033074