Electrical computers and digital processing systems: multicomput – Computer-to-computer direct memory accessing
Reexamination Certificate
2005-08-17
2010-11-09
Phillips, Hassan (Department: 2451)
Electrical computers and digital processing systems: multicomput
Computer-to-computer direct memory accessing
C709S201000, C709S217000, C709S205000
Reexamination Certificate
active
07831680
ABSTRACT:
A system and method for enabling deterministic or time-triggered data exchange between a first graphical program and a second graphical program. A first variable is assigned to a first time slot in a network cycle. A first graphical program may be configured to write data to the first variable. A second graphical program may be configured to read data from the first variable. The first graphical program may be executed on a first computer system, where executing the first graphical program comprises writing data to the first variable. Writing data to the first variable may cause the data to be delivered over a network to a second computer system when the first time slot occurs. The second graphical program may be executed on the second computer system, where executing the second graphical program comprises reading from the first variable the data sent from the first computer system.
REFERENCES:
patent: 4901221 (1990-02-01), Kodosky et al.
patent: 5093780 (1992-03-01), Sunahara
patent: 5283861 (1994-02-01), Dangler et al.
patent: 5475851 (1995-12-01), Kodosky et al.
patent: 5481741 (1996-01-01), McKaskle et al.
patent: 5551041 (1996-08-01), Beethe
patent: 5732277 (1998-03-01), Kodosky et al.
patent: 5737622 (1998-04-01), Rogers et al.
patent: 5949412 (1999-09-01), Huntsman
patent: 5971581 (1999-10-01), Gretta et al.
patent: 6073139 (2000-06-01), Jain et al.
patent: 6128699 (2000-10-01), Golding
patent: 6141022 (2000-10-01), Anfossi et al.
patent: 6141596 (2000-10-01), Gretta et al.
patent: 6151020 (2000-11-01), Palmer et al.
patent: 6173438 (2001-01-01), Kodosky et al.
patent: 6370159 (2002-04-01), Eidson
patent: 6584601 (2003-06-01), Kodosky et al.
patent: 6654356 (2003-11-01), Eidson et al.
patent: 6732067 (2004-05-01), Powderly
patent: 6802053 (2004-10-01), Dye et al.
patent: 6826600 (2004-11-01), Russell
patent: 6836852 (2004-12-01), Wang et al.
patent: 6883142 (2005-04-01), Shimamoto et al.
patent: 6934668 (2005-08-01), Kodosky et al.
patent: 6961686 (2005-11-01), Kodosky et al.
patent: 6971084 (2005-11-01), Grey et al.
patent: 7043693 (2006-05-01), Wenzel et al.
patent: 7069305 (2006-06-01), Serizawa et al.
patent: 7093249 (2006-08-01), Melamed et al.
patent: 7114091 (2006-09-01), Vrancic
patent: 7411937 (2008-08-01), Guilford
patent: 2002/0122062 (2002-09-01), Melamed et al.
patent: 2003/0035009 (2003-02-01), Kodosky et al.
patent: 2003/0196187 (2003-10-01), Kodosky et al.
patent: 2004/0032412 (2004-02-01), Odom
patent: 2004/0201627 (2004-10-01), Maddocks et al.
patent: 2005/0086318 (2005-04-01), Aubault
Deitel, “Operating Systems,” Second Edition, 1990, 2 pages, Addison-Wesley, USA.
Communication pursuant to Article 96(2) EPC, Application No. 04 757 092.4-1243, Jul. 2, 2007.
H. Kopetz and G. Grunsteidl; “TTP—A Time-Triggered Protocol for Fault-Tolerant Real-Time Systems”; Institut fur Technische Informatik, Technische Universitat Wien; 1993; 10 pages.
International Search Report and Written Opinion of Application No. PCT/US2005/029436 mailed Mar. 30, 2006. 12 pages.
“LabVIEW Real-Time Module User Manual”; Apr. 2004 Edition; National Instruments Corporation; 72 pages.
Matthew Gast; “T1: A Survival Guide”; printed from the website: <www.oreilly.com/catalog/t1survival/chapter/ch05.html>; Aug. 2001; 9 pages.
Office Action of Feb. 21, 2008, in U.S. Appl. No. 10/892,829, 41 pages.
Final Office Action of Sep. 23, 2008, in U.S. Appl. No. 10/892,829, 17 pages.
Gao, et al., “A Timed Petri-Net Model for Fine-Grain Loop Schedulin”, ACM Sigplan 1991 Conference, Jun. 26-28, 1991.
Liu, et al., “Heterogenous Modeling and Design of Control Systems”, IEEE Control System Magazine, Oct. 27, 2001.
Naef, Emil, “Hard Real-Time and Synchronous Programming with SDL,” ISSN 0280-5316, Department of Automatic Control, Lund Institute of Technology, Apr. 2001.
Thiele, et al., “FunState— An Internal Design Representation for Codesign”, 0-7803-5832-5/99, 1999 IEEE, May 1999.
“Simulink Model-Based and System-Based Design”, Using Simulink, Version 5, 1990.
“LabVIEW User Manual”, National Instruments, Part No. 320999E-01, Apr. 2003 Edition.
Garcia, G., “Advanced Application Timing Presentation Overview”, Retrieved from Internet: ftp://ftp.ni.com/pub/devzone/advanced—application—timing—with—labview—real—time, 38 pages.
“While Loops”, Retreived from Internet: http://www.elis.ugent.be/elisgroups/tfcg/student/Ivu6373.pdf, Mar. 15, 2000, pp. 3.4-3.14.
International Search Report and Written Opinion of the International Searching Authority for Application No. PCT/US2004/023000 mailed Apr. 7, 2006.
“Timing a LabVIEW Operation”, Technical Note 022, Oct. 1992, 3 pages, National Instruments Corporation.
Kornerup Jacob
Vrancic Aljosa
Burgess Jason L.
Hood Jeffrey C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
National Instruments Corporation
Phillips Hassan
LandOfFree
Deterministic communication between graphical programs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deterministic communication between graphical programs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deterministic communication between graphical programs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4206317