Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Ball or nail head type contact – lead – or bond
Reexamination Certificate
2011-03-29
2011-03-29
Chu, Chris (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Ball or nail head type contact, lead, or bond
C257SE23115, C257S737000, C257S778000, C257S780000, C438S614000
Reexamination Certificate
active
07915742
ABSTRACT:
Systems and methods are disclosed herein for determining the placement of a standard cell, representing a semiconductor component in a design stage, on an integrated circuit die. One embodiment of a method, among others, comprises analyzing regions of a semiconductor die with respect to the susceptibility of the region to be exposed to radiation. This method further comprises placing the standard cell in one of the analyzed regions of the semiconductor die, the standard cell being placed based on the sensitivity of the standard cell to radiation. The method may also comprise running an algorithm, e.g. using a component placement engine, for determining the placement of semiconductor components on an integrated circuit die.
REFERENCES:
patent: 4679171 (1987-07-01), Logwood et al.
patent: 4887236 (1989-12-01), Schloemann
patent: 5594262 (1997-01-01), Lee et al.
patent: 5886375 (1999-03-01), Sun
patent: 5898223 (1999-04-01), Frye et al.
patent: 5999440 (1999-12-01), Crafts
patent: 6043429 (2000-03-01), Blish, II et al.
patent: 6329712 (2001-12-01), Akram et al.
patent: 6436737 (2002-08-01), Malladi
patent: 6483134 (2002-11-01), Weatherford et al.
patent: 6504256 (2003-01-01), Shah et al.
patent: 6507511 (2003-01-01), Barth, Jr. et al.
patent: 6531759 (2003-03-01), Wachnik et al.
patent: 6538334 (2003-03-01), Akram et al.
patent: 6548392 (2003-04-01), Akram et al.
patent: 6693820 (2004-02-01), Nii et al.
patent: 6724676 (2004-04-01), Schneider et al.
patent: 6744661 (2004-06-01), Shubat
patent: 6762506 (2004-07-01), Amagai et al.
patent: 6785847 (2004-08-01), Jordan et al.
patent: 6891743 (2005-05-01), Ohbayashi et al.
patent: 7081635 (2006-07-01), Baumann
patent: 7221053 (2007-05-01), Meyer et al.
patent: 7294928 (2007-11-01), Bang et al.
patent: 7386824 (2008-06-01), Porter et al.
patent: 7451418 (2008-11-01), Porter et al.
patent: 7550856 (2009-06-01), Libres et al.
patent: 2004/0063288 (2004-04-01), Kenney et al.
Frye, Robert C., “Design Issues for Flip-Chip IC's in Multilayer Packages”,IEEE1997.
Frerichs Troy H.
Porter Howard L.
Rodgers Richard S.
Avago Technologies General IP ( Singapore) Pte. Ltd.
Chu Chris
LandOfFree
Determining the placement of semiconductor components on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Determining the placement of semiconductor components on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Determining the placement of semiconductor components on an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2701385