Determination of testability of combined logic end memory by ign

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324 73R, 371 21, 371 25, G01R 3128

Patent

active

047260238

ABSTRACT:
A method of bounding, from above and below, the probability of uncovering a fault in a logic portion of an integrated circuit having embedded memory. The circuit must be designed according to a specified set of design rules. Then one or more probabilities of fault exposure is calculated for a modified system with the memory portion removed, with its inputs directly connected to its outputs. This probability can be related, by provided relations, to upper and lower bounds of the fault exposure in the unmodified system. The relationships rely upon how the logic portions process given test vectors to control the unremoved memory portion.

REFERENCES:
patent: 3614608 (1971-10-01), Gledd et al.
patent: 3761695 (1973-09-01), Eichelberger
patent: 3780277 (1973-12-01), Armstrong et al.
patent: 3783254 (1974-12-01), Eichelberger
patent: 3784907 (1974-01-01), Eichelberger
patent: 3961250 (1976-06-01), Snethen
patent: 3961251 (1976-06-01), Hurley et al.
patent: 3961252 (1976-06-01), Eichelberger
patent: 3961254 (1976-06-01), Eichelberger
patent: 4063080 (1977-12-01), Eichelberger
patent: 4074851 (1978-02-01), Eichelberger
patent: 4225957 (1980-09-01), Doty, Jr. et al.
patent: 4227244 (1980-10-01), Thorsurd et al.
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4326290 (1982-04-01), Davis et al.
patent: 4481627 (1984-11-01), Beauchesne et al.
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4608669 (1986-08-01), Klara et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Determination of testability of combined logic end memory by ign does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Determination of testability of combined logic end memory by ign, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Determination of testability of combined logic end memory by ign will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2225295

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.