Detection of clock signal period abnormalities

Details Detection of clock signal period abnormalities Detection of clock signal period abnormalities

2002-01-31

2003-04-08

Ton, My-Trang Nu (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By presence or absence pulse detection

C327S292000

Reexamination Certificate

active

06545508

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a clock monitoring circuit for detecting that the period of a clock signal has become shorter than a predetermined permissible range.
2. Description of the Related Art
Processors that operate in synchronization with a clock signal generated by a clock generating circuit and that execute various types of processing are currently implemented, for example, in the form of MPUs (Micro Processing Units). Processors such as MPUs are designed to operate in synchronization with a clock signal of a predetermined period and are therefore subject to overrunning when the period of this clock signal has become shorter than the predetermined period.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a clock monitoring circuit that can easily and accurately detect that the period of a clock signal has become shorter than a predetermined period.
It is another object of the present invention to provide a data processing device that is equipped with the above-described clock monitoring circuit and that can prevent overrunning of a processing circuit when the period of the clock signal has become shorter than the predetermined period.
In order to achieve the above-described objects, the clock monitoring circuit of the present invention comprises first and second flip-flop circuits, a delay means, and a gate circuit. The first and second flip-flop circuits are D-type flip-flops that latch input signals in synchronization with the rising edge or falling edge of a clock signal.
The second flip-flop circuit receives as an input signal the output signal of the first flip-flop circuit. The output signal of the second flip-flop circuit is delayed a fixed time period by the delay means and then supplied as an input signal to the first flip-flop circuit. The delay time of the delay means is set to be equal to the previously described predetermined period.
The gate circuit is constructed such that it receives the output signals of the first and second flip-flop circuits and provides an output signal whose logic level depends on whether the period of the input clock signals is the predetermined period or not. A shortening of the period of the clock signal can thus be detected according to the logic level of the output signal of the clock monitoring circuit.
A data processing device according to the present invention includes the aforementioned clock monitoring circuit. When an abnormality in the clock signal is detected by the clock monitoring circuit, this abnormality is communicated to an operation control circuit that controls the operation of the processor, halting the operation of the processor.
Overrunning in the processing circuit due to abnormalities of the clock signal can thus be stopped.
The above and other objects, features, and advantages of the present invention will become apparent from the following description with reference to the accompanying drawings, which illustrate examples of the present invention.


REFERENCES:
patent: 4864574 (1989-09-01), Pritt
patent: 5463655 (1995-10-01), Llewellyn
patent: 5619155 (1997-04-01), Wang
patent: 5761446 (1998-06-01), Donley et al.
patent: 6008671 (1999-12-01), Kang
patent: 6034554 (2000-03-01), Francis et al.
patent: 6324652 (2001-11-01), Henderson et al.
patent: 6469549 (2002-10-01), Carson et al.
patent: 1 798 919 (1993-02-01), None
Patent Abstracts of Japan, vol. 1998, No. 7, d. Mar. 31, 1998 and JP 09 016281 A (United Microelectron Corp.) Jan. 17, 1997.
“Device for Overclock Detection and Marking”, Research Disclosure, Kenneth Mason Publications, Hampshire, G.B., No. 432, Apr., 2000, p. 692 XP 000968874.
Database WPI: Section EI Week 199840, Derwent Publications., Ltd., London, G.B., Class U21, AN 1998-465910 XP002198097 & RU 2 105 411 C (Nuclear Center Exper Phys. Res. Inst.), Feb. 20, 1998 Abstract.
Database WPI: Section EI Week 198202, Derwent Publications, Ltd., London, G.B., Class T01, AN 1982-A4275E XP002198098 & SU 817 717 A (Dzhagarov Yu A.), Mar. 30, 1981 Abstract.

Affiliated with

Also associated with

Rating

Detection of clock signal period abnormalities does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Detection of clock signal period abnormalities, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detection of clock signal period abnormalities will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3104034