Boots – shoes – and leggings
Patent
1983-06-20
1987-01-06
Zache, Raulfe B.
Boots, shoes, and leggings
371 62, 371 68, G06F 1100, G06F 1300
Patent
active
046351868
ABSTRACT:
A uniprocessor if formed on plural independently controlled chips each including a primary instruction driven controller and a secondary error driven self-sequencing controller. Each instruction is supplied in parallel to each primary controller which generates an EXIT signal, as it completes execution, to a common external EXIT line. Hardware monitors the local EXIT signal and the common EXIT line state and activates the secondary controller, when a mismatch is detected, to set an on-chip reset predominant error latch driving a common external ERROR line, an ERROR-state on which also sets the latches and activates any inactive secondary controller to drive its chip to a first predetermined state and to reset its latch. When no ERROR signal remains, the secondary controllers cycle in synchronism through an ERROR routine, exiting to instruction control.
REFERENCES:
patent: 3242465 (1966-03-01), Gloates
patent: 3462742 (1969-08-01), Miller
patent: 3864670 (1975-02-01), Inoue
patent: 3921149 (1975-11-01), Kreis
patent: 3970995 (1976-07-01), Baudouin
patent: 4021779 (1977-05-01), Gardner
patent: 4130866 (1978-12-01), Ono
patent: 4309768 (1982-01-01), Ault
Oman Price W.
Rinaldi Mark A.
Russo Vito W.
Salyer Gregory
Clark George E.
International Business Machines - Corporation
Lester Edwin
Munteanu Florin
Zache Raulfe B.
LandOfFree
Detection and correction of multi-chip synchronization errors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Detection and correction of multi-chip synchronization errors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Detection and correction of multi-chip synchronization errors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688625