Deskew circuit in a host interface circuit

Details Deskew circuit in a host interface circuit Deskew circuit in a host interface circuit

1995-06-07

1998-05-05

Lim, Krisna

395309, G06F 1314, G06F 1340

Patent

active

057488061

ABSTRACT:
The host adapter integrated circuit is a one chip high performance bus master host adapter for (i) connecting a first bus having a specified protocol for transferring information over the first bus and a first data transfer speed to a second bus having a specified protocol for transferring information over the second bus and a second data transfer speed, and (ii) transferring information between the two buses. The host adapter integrated circuit, hereinafter host adapter, includes a novel reduced instruction set computing (RISC) processor, a first interface module circuit connectable to the first bus and coupled to the RISC processor, a second interface module circuit connectable to the second bus and coupled to the RISC processor, and a memory circuit means connected to the first interface module circuit and to the second interface module circuit and coupled to the RISC processor. An I/O bus interconnects the first interface module circuit, the second interface module circuit, the memory circuit means, and the RISC processor. The I/O bus supports a read and a write operation by the RISC processor in single clock cycle of the RISC processor. The host adapter supports many features found in traditional add-in card SCSI host adapters. These features include bus master transfers, fast/wide SCSI, one interrupt per command, scatter/gather, overlapped seeks, tagged queuing, etc.

REFERENCES:
patent: 4994963 (1991-02-01), Rorden et al.
patent: 5204951 (1993-04-01), Keener et al.
patent: 5239632 (1993-08-01), Larner
patent: 5257391 (1993-10-01), DuLac et al.
patent: 5265252 (1993-11-01), Rawson, III et al.
patent: 5293624 (1994-03-01), Andrade et al.
patent: 5297067 (1994-03-01), Blackborow et al.
patent: 5307459 (1994-04-01), Petersen et al.
patent: 5319752 (1994-06-01), Petersen et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5333277 (1994-07-01), Searls
patent: 5355453 (1994-10-01), Row et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5469555 (1995-11-01), Ghosh et al.

Affiliated with

Also associated with

Rating

Deskew circuit in a host interface circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deskew circuit in a host interface circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deskew circuit in a host interface circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-64401