Electrical computers and digital processing systems: processing – Instruction decoding
Reexamination Certificate
2008-11-20
2010-10-12
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Instruction decoding
C712S210000
Reexamination Certificate
active
07814299
ABSTRACT:
A circuit arrangement and method support instruction target history based register address indexing, whereby register addresses to be used by an instruction are decoded using a target history table of previous target register addresses, and an index into the target history table supplied by an index value in the instruction. An instruction may include at least one index value that identifies a previously used register address. During execution of the instruction, the index is retrieved from the instruction, and then a register address is retrieved from the target history table using the index.
REFERENCES:
patent: 5991870 (1999-11-01), Koumura et al.
patent: 6385714 (2002-05-01), Koumura et al.
Hickey Mark Joseph
Muff Adam James
Tubbs Matthew Ray
Wait Charles David
International Business Machines - Corporation
Kim Kenneth S
Williams Robert R.
LandOfFree
Designating operands with fewer bits in instruction code by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Designating operands with fewer bits in instruction code by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Designating operands with fewer bits in instruction code by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4229938