Design tools for high-level synthesis of a low-power data path

Details Design tools for high-level synthesis of a low-power data path Design tools for high-level synthesis of a low-power data path

1996-10-31

1998-11-03

Teska, Kevin J.

Boots, shoes, and leggings

364491, G06F 1750

Patent

active

058318640

ABSTRACT:
A computer-aided design tool and associated methods address the problem of high-level behavioral synthesis, useful in the design of semiconductor integrated circuit for minimum power consumption. The tool makes a plurality of types of power reducing changes, and evaluates the results using iterative improvement. In a particular embodiment, "moves" corresponding to alterations of scheduling of operations or resource sharing are iteratively proposed and evaluated with a power "cost function" defined by summing estimates of the switched capacitance of each resource element. In an extension of that embodiment, moves corresponding to alterations of module selection and clock selection are also evaluated.

REFERENCES:
patent: 5550749 (1996-08-01), Dey et al.
patent: 5557531 (1996-09-01), Rostoker et al.
patent: 5673200 (1997-09-01), Toyonaga et al.
patent: 5696694 (1997-12-01), Khouja et al.
patent: 5706205 (1998-01-01), Masuda et al.
Raghunathan, Anand and Jha, Niraj K., "An Iterative Improvement Algorithm for Low Power Data Path Synthesis," Proc. IEEE Int'l Conference on Computer-Aided Design (Nov. 1995).
Chaudhuri, Samit, et al., "An Exact Methodology for Scheduling in a 3D Design Space," Proc. Int. Symp.System Level Synthesis, pp. 78-83 (Jun. 1995).
Landman, Paul E. and Rabaey, Jan M., "Architectural Power Analysis: The Dual Bit Type Method," IEEE Trans. VLSI Systems, pp. 173-187 (Jun. 1995).
Raghunathan, Anand, and Jha, Niraj K., "An ILP formulation for low power based on minimizing switched capacitance during data path allocation," Proc. Int'l Symp. Circuits & Systems, pp. 1069-1073 (May 1995).
Chandrakasan, Anantha P., et al., "Optimizing Power Using Transformations," IEEE Trans. Computer-aided Design, pp. 12-31 (Jan. 1995).
Goodby, Laurence, et al., "Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs," Proc. Int'l Conf. Computer Design, pp. 323-326 (Oct. 1994).
Raghunathan, Anand, and Jha, Niraj K., "Behavioral Synthesis for Low Power," Proc. Int'l Conf. Computer Design, pp. 318-322 (Oct. 1994).
Mehra, Renu, and Rabaey, Jan, "Behavioral Level Power Estimation and Exploration," Proc. Int's Workshop Low Power Design, pp. 197-202 (Apr. 1994).
Park, In-Cheol, and Kyung, Chong-Min, "FAMOS: An Efficient Scheduling Algorithm for High-Level Synthesis," IEEE Trans. on Computer-Aided Design of Int'l Circuits & Sys., pp. 1437-1448 (Oct. 1993).
Chandrakasan, Anantha P., Sheng, Samuel and Brodersen, Robert W., "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, pp. 473-484 (Apr. 1992).
Liou, Ming, "Overview of the px64 kbit/s Video Coding Standard," Communications of the ACM, pp. 60-63 (Apr. 1991).
McFarland, Michael C., et al., "The High-Level Synthesis of Digital Systems," Proc. IEEE, pp. 301-318 (Feb. 1990).
Papadimitriou, C.H., Combinatorial Optimization: Algorithms and Complexity, pp. 454-481 (1982).

Affiliated with

Also associated with

Rating

Design tools for high-level synthesis of a low-power data path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design tools for high-level synthesis of a low-power data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design tools for high-level synthesis of a low-power data path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697049