Boots – shoes – and leggings
Patent
1996-04-01
1998-10-06
Voeltz, Emanuel Todd
Boots, shoes, and leggings
364488, 364489, 364491, G06F 1700, G06F 1750
Patent
active
058187278
ABSTRACT:
A system for designing an IC (semiconductor integrated circuit) including an extracting unit for extracting element data for forming unit cells from design data of an IC to be designed, a framing unit for framing pattern data indicative of the size of each unit cell on the basis of the element data from the extracting unit and design standard data with which the layout rules are prescribed, a calculating unit for calculating the whole area of the IC on the basis of the pattern data from the framing means, and an arranging unit for arranging the unit cells within a layout range predicted by the area data from a predicting unit on the basis of the pattern data. A method for designing an IC includes the steps of extracting element data for forming the unit cells from a net list wherein there are described the circuit elements forming an IC under design, parameters specific to each circuit element, and connections among the circuit elements, framing unit cells on the basis of the extracted element data and design standard data with which the layout rules are prescribed, predicting a layout region by calculating the whole area of the IC on the basis of pattern data of the framed unit cells and arranging the framed unit cells within the predicted layout range.
REFERENCES:
patent: 4379343 (1983-04-01), Moyer
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5164911 (1992-11-01), Juran et al.
patent: 5348902 (1994-09-01), Shimada et al.
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5532934 (1996-07-01), Rostoker
Hiwatashi et al. "An Interactive/Automatic Floor Planner for Hierarchically Designed Cell Based VLSIs," IEEE, 1990, pp. 30.4.1-30.4.4.
Marvin E. Daniel and Charles W. Gwyn, "CAD System for IC Design", IEEE, pp. 1-12, 1982.
Fujitsu Limited
Siek Vuthe
Todd Voeltz Emanuel
LandOfFree
Design system and method for semiconductor integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design system and method for semiconductor integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design system and method for semiconductor integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-86058