Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate
2011-06-07
2011-06-07
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
C716S126000, C327S154000, C331S025000, C703S014000
Reexamination Certificate
active
07958469
ABSTRACT:
A design structure for a hybrid phase locked loop (PLL) circuit that obtains stabilized dynamic response and independent adjustment of damping factor and loop bandwidth is provided. The hybrid PLL circuit of the illustrative embodiments includes the resistance/capacitance (RC) filter elements of a conventional RC PLL and the feed-forward path from the output of the phase frequency detector to the voltage controlled oscillator (VCO). The hybrid PLL essentially enhances the performance of the conventional feed-forward PLL by providing the RC filter whose components can be weighted to provide a dynamic response that is significantly less sensitive to parameter variation and which allows loop bandwidth optimization without sacrificing damping.
REFERENCES:
patent: 5870003 (1999-02-01), Boerstler
patent: 6320435 (2001-11-01), Tanimoto
patent: 6529084 (2003-03-01), Boerstler et al.
patent: 6744326 (2004-06-01), Boerstler
patent: 6816019 (2004-11-01), Delbo et al.
patent: 6826246 (2004-11-01), Brown et al.
patent: 7279987 (2007-10-01), Kaszynski
Boerstler et al., “A 10+ GHz Low Jitter Wide Band PLL in 90 nm PD SOI CMOS Technology”, VLSI Symposium Circuits Digest, Jun. 2006, pp. 228-231.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No, 11, Nov. 1996, pp. 1723-1732.
Gardner, Floyd M. “Charge-Pump Phase-Lock Loops”, IEEE Trans. Comm., vol. COM-28, Issue 11, Nov. 1980, pp. 1849-1858.
“PLL Basics”, Altera Corp., http://www.altera.com/support/devices/pll—clock/basics/pll-basics.html, 2 pages.
Boerstler David W.
Hailu Eskinder
Qi Jieming
Dimyan Magid Y
International Business Machines - Corporation
Siek Vuthe
Talpis Matthew B.
Walder, Jr. Stephen J.
LandOfFree
Design structure for a phase locked loop with stabilized... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design structure for a phase locked loop with stabilized..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design structure for a phase locked loop with stabilized... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2723205