Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-02-28
2006-02-28
Frejd, Russell (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000, C716S030000, C716S030000, C717S108000
Reexamination Certificate
active
07006960
ABSTRACT:
The present invention is a design apparatus compiled on a computer environment for generating from a behavioral description of a system comprising at least one digital system part, an implementable description for said system, said behavioral description being represented on said computer environment as a first set of objects with a first set of relations therebetween, said implementable description being represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.
REFERENCES:
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5726902 (1998-03-01), Mahmood et al.
patent: 5870585 (1999-02-01), Stapleton
patent: 5923867 (1999-07-01), Hand
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 6064819 (2000-05-01), Franssen et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6606588 (2003-08-01), Schaumont et al.
patent: 0445942 (1991-02-01), None
patent: 0772140 (1997-07-01), None
Altmeyer, et al., “Generating ECAD Framework Code from Abstract Models”, Proc. Of the 32ndACM/IEEE Conf. On Design Automation, Jun. 1995, pp. 88-93.
Basu, A., et al., “Doors: An Object-Oriented CAD System for High Level Synthesis”, IEE Proceedings—Computers and Digital Techniques, vol. 144, Issue 5, pp. 331-342, Sep. 1997.
Bill Lin, “System Design Tools for Broadband Telecom Network Applications” XP-002114729, 1996, pp. 23-26.
Bolsons, et al., “Hardware/Software Co-Design of Digital Telecommunications System”, Proceedings of the IEEE, vol. 85, Issue 3, pp. 391-418, Mar. 1997.
Bredenfeld, et al., “Tool Integration and Construction using General Graph-Based Design Representations”, Of the 32nsACM/IEEE Conference on Design Automation, Jun. 1995.
Burr, et al., “Operas in a DSP CAD Environment”, Proceedings of the European Design Automation Conference, Sep. 1994, pp. 130-135.
Chao, et al., “Efficient Retiming and Unfolding”, IEEE Inter. Conf. On Accoustics, Speech and Signal Processing, 1993, vol. 1, pp. 421-424, Apr. 1993.
DeMicheli, G., et al., The Olympus Synthesis System IEEE Design & Test of Computers, vol. 7, Issue 5, pp. 37-53, Oct. 1990.
Forest, John, “Implementation-Independent Description Using an Object-Oriented Approach, in Co-Design-Computer-Aided Software/Hardware Engineering”, IEEE Press Marketing, 1995, pp. 263-278.
Gupta, R., et al., “Using a Programming Language for Digital System Design”, IEEE Design & Test of Computers, pp. 72-80, Apr.-Jun. 1997.
Hylander, P., et al., Object VLSI Design Automation for Pulse Coded Neural Networks, IEEE International Conference on Neural Networks, vol. 3, pp. 1825-1829, Jul. 1994.
Lanneer, et al., “An Object-Oriented Framework Supporting the full High-Level Synthesis Trajectory” Computer Hardware Description Language and their Applications, XP-002114731, 1991, pp. 301-320.
Lavenier, D., et al., “From Behavioral to RTL Models” An Approach, Proceedings of the Fifth International Workshop on Rapid System Prototyping, pp. 153-161, Jun. 1994.
Moon, et al., “An Object-Oriented VHDL Design Environment”, Proc. Of the 27thACM/IEEE Design Automation Conf. Pp. 431-436, Jun. 1990.
Nagasmay, et al., “Specification, Planning and Synthesis in a VHDL Design Environment”, IEEE Design & Test of Computers, vol. 9, Issue 2, pp. 56-68, Jun. 1992.
Pangrie, B.M., et al., An Integrated Multi-Levey Synthesis System, First International Workshop on Rapid System Prototyping, pp. 167-175, Jun. 1990.
Poechmuller, et al., “A CAD Tool for Designing Large, Fault-Tolerant VLSI Arrays”, Proceedings of the First Great Lakes Symposium on VLSI, 1991, pp. 132-137.
Sarkar, S., et al., “Synchronization of Communicating Modules and Processes in High Level Synthesis”, Proc. Of the 8thInternational Conference on VLSI Design, a995, pp. 87-92, Jan. 1995.
Schaumont, et al., “Synthesis of Multi-Rate and Variable Rate Circuits for High Speed Telecommunications Applications” XP-002114732, 1997, pp. 542-546.
Stoel, et al., “VIOOL for Hardware/Software Codesign”, Proc. 1995 Inter. Symp. On System Eng. Of Computer Bases Systems, pp. 333-340, Mar. 1995.
Swamy, S., et al., “Object Oriented Extensions to VHDL”, Computer vol. 28, No. 10, pp. 18-26, Oct. 1995.
Tanurhan, et al., “An Approach for Integrated Specification and Design of Real-Time Systems”, Proceedings of the EURO-VHDL '96 and European Design Automation, Sep. 1996, pp. 258-263.
Van Rompaey, et al., “CoWare-A Design Environment for Heterogeneous Hardware/Software Systems”, Proc. EURO-DAC pp. 252-257, Sep. 1996.
Vemuri, et al., “Integrated Multicomponent Synthesis Environment for MCM's”, Computer, vol. 26, Issue 4, pp. 62-74, Apr. 1993.
Yang, L., et al., “Object-Oriented Design of an Expandable Hardware Description Language Analyzer for a High Level Synthesis System”, Proc. Twenty Fifth Hawaii Inter Conference on System Sciences, vol. 2, Jan. 1992.
York, G., et al., “Integrated Environment for HDL Verification”, Proceedings of the IEEE International Verilog HDL Conference, pp. 9-18, Mar. 1995.
Verkest, et al., 1996, pp. 357-386.
Woo, et al., 1994, pp. 42-47.
Yeh, et al., 1994, pp. 130-135.
Cockx Johan
Schaumont Patrick
Vernalde Serge
Interuniversitair Micro-Elektronica Centrum (IMEC VZW)
Knobbe Martens Olson & Bear LLP
LandOfFree
Design apparatus and a method for generating an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design apparatus and a method for generating an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design apparatus and a method for generating an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3646845