Deserializer

Details Deserializer Deserializer

2007-08-14

2007-08-14

Payne, David C. (Department: 2611)

Pulse or digital communications

Receivers

Particular pulse demodulator or detector

C370S366000, C370S395620, C370S503000, C375S316000, C375S355000, C375S375000, C375S376000, C713S503000

Reexamination Certificate

active

10320774

ABSTRACT:
A receiver for deserializing a stream of data bits, including a single clock which is adapted to generate a first plurality of clock phases, and a sample generator which is adapted to sample the stream so as to generate initial data values of each of the bits at times defined by the first plurality of clock phases.The receiver further includes digital circuitry which is adapted to group the initial values into a second plurality of sampling phase sets, according to the clock phases at which the values were sampled, and assign each of the phase sets a respective grade in response to at least some of the initial values. The circuitry selects a decoding phase set from the phase sets in response to the respective grades, and decodes the stream in response to initial values of the decoding phase set to generate decoded values of the consecutive bits.

REFERENCES:
patent: 4333143 (1982-06-01), Calder
patent: 4376309 (1983-03-01), Fenderson et al.
patent: 5095484 (1992-03-01), Karabed et al.
patent: 5587709 (1996-12-01), Jeong
patent: 5950115 (1999-09-01), Momtaz et al.
patent: 6016330 (2000-01-01), Ashley et al.
patent: 6192072 (2001-02-01), Azadet et al.
patent: 6266366 (2001-07-01), Greiss et al.
patent: 6272193 (2001-08-01), Eglit
patent: 6307906 (2001-10-01), Tanji et al.
patent: WO 97/01888 (1997-01-01), None
patent: WO 00/28691 (2000-05-01), None
patent: WO 01/52469 (2001-07-01), None
Mueller and Muller, “Timing Recovery in Digital Synchronous Data Receivers”, IEEE Transactions on Communications, pp. 516-531, vol. 24, May 1976.
“8 to 10-bit/10 to 8-bit Data Conversion with Frame Disparity Generating/Checking”, IBM Technical Disclosure Bulletin, IBM Corp. New York, vol. 34, No. 4A, Sep. 1991.
Tuukkanen, V et al, “Combined Interpolation and Maximum Likelihood Symbol Timing Recovery in Digital Receivers”, 1997 IEEE 6th, International Conference on Universal Personal Communications Record, San Diego, Oct. 12-16, 1997, New York, USA. vol. 2, Conf. 6, pp. 698-702.
Bouttier A, “A Truly Recursive Blind Equalization Algorithm”, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing. ICASSP '98, Seattle, vol. 6, Conf. 23, pp. 3381-3384.

Affiliated with

Also associated with

Rating

Deserializer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Deserializer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deserializer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3882159